fish fry
Subscribe Now

Silicon Fingerprints and Smartphone Modules

Adventures in Unclonable Function Technology and Project Ara Development

Ready. Set. Authenticate. This week’s Fish Fry investigates how Microsemi FPGAs are changing the cyber-security landscape one PUF (Physically Unclonable Function) at a time. My guest is Tim Morin from Microsemi. Tim joins Fish Fry for the first time – discussing the zeros and ones of PUF technology, explaining why it’s so important to today’s IoT products, and revealing what it’s really like to own fourteen (whoa) horses. Also this week, I unveil some seriously cool news from the most recent Google Project Ara Developer’s Conference.

 

 

Download this episode (right click and save)

Links for January 16, 2015

On the Scene: Project Ara

Fish Fry: Google’s Smartphone Revolution – Inside Project Ara

More information about Project Ara

eInfochips and Toshiba Unveil Development Kits to Accelerate Development of Google Project Ara Modular Smartphones

Microsemi Steps Up Its Cyber Security Leadership in FPGAs: SmartFusion2 SoC FPGAs and IGLOO2 FPGAs Enhanced with Physically Unclonable Function Technology

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...