fish fry
Subscribe Now

Two by Tools

Virtual Prototyping and DAC 2014 Preview

In this week’s editorial matrix, Fish Fry has EDA on all sides. In one corner, we have Chuck Alpert (DAC 2014 Technical Program Chair) here to give us the skinny on this year’s Design Automation Conference and Expo. Chuck gives the low down on what kind of cool conference tracks and tutorials are being offered, how you can attend the conference on the cheap, and where the hip and happenin’ parties will be found. Then, keeping with our EDA theme, we also sit down with Tom De Schutter (Synopsys) and discuss the benefits and best practices of virtual prototyping for your next design. 


 

Listen to this episode

Download this episode (right click and save)

Links for May 16, 2014

More information about The 2014 Design Automation Conference

Download a copy of the virtual prototyping book “Better Software. Faster!”

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...