fish fry
Subscribe Now

Analog’s Smarty Pants

Microchip's Intelligent Analog

This week we’re talking about analog. Not just any analog – intelligent analog. No, it’s not a myth (like monster cable) or a legend (like green magic marker making your CDs sound better) — it’s real and its coming to a work bench or lab near you. We chat with Jason Tollefson from Microchip about Microchip’s new analog system-on-chip MCU family that might just have the smarts you need for your next design.

Also this week, we check out how you can utilize Tabula’s Spacetime architecture for your next super speed Ethernet design. Our nerdy giveaway is a Bud Board-Ganizer courtesy of Newark element14 and you should enter today!

 

Click here to enter to win a Bud Board-Ganizer courtesy of Newark element14


Listen to this episode

Download this episode (right click and save)


Links for September 20, 2013

More information about Microchip’s new intelligent analog MCU family

More information about this week’s nerdy giveaway – The Bud Board-Ganizer

New episode of Chalk Talk – 100G Ethernet Packet Parsing with Spacetime

Leave a Reply

featured blogs
Nov 30, 2023
Cadence Spectre AMS Designer is a high-performance mixed-signal simulation system. The ability to use multiple engines and drive from a variety of platforms enables you to "rev up" your mixed-signal design verification and take the checkered flag in the race to the ...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Neutrik powerCON®: Twist and Latch Locking AC Power Connectors
Sponsored by Mouser Electronics and Neutrik
If your next design demands frequent connector mating and unmating and use in countries throughout the world, a twist and latch locking AC power connector would be a great addition to your system design. In this episode of Chalk Talk, Amelia Dalton and Fred Morgenstern from Neutrik explore the benefits of Neutrik's powerCON® AC power connectors, the electrical and environmental specifications included in this connector family, and why these connectors are a great fit for a variety of AV and industrial applications. 
Nov 27, 2023
371 views