fish fry
Subscribe Now

Boldly Going…

Where No Fish Fry Has Gone Before

Fish Fry is going off the rails this week. We’re trading o-scopes for tri-corders. We’re ditching that RTL, HLS, UVM and I2C for JTK baby. JTK. Yes, I said it. My guest is Marc Cushman, author of the book “These are the Voyages – The True History of Star Trek: The Original Series, Season One”. We’re dishing about some of the juicy details of this new book including how Hollywood politics shaped its legacy, what Gene Roddenberry’s private memos revealed about the nature of the show, and how Star Trek has shaped the world as we know it. 

Also this week, I am giving away a BeagleBone courtesy of newark element14. Check out this week’s broadcast to find out how you can win. 

 

Click here to enter to win a BeagleBone courtesy of Newark element14

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – March 29, 2013

More Information about the book “These are the Voyages – The True History of Star Trek: The Original Series, Season One” by Marc Cushman. 

2013 FPGA Design Tools Survey

More Information about the BeagleBone from newark element14

 

Leave a Reply

featured blogs
Dec 7, 2023
Semiconductor chips must be designed faster, smaller, and smarter'”with less manual work, more automation, and faster production. The Training Webinar 'Flow Wrapping: The Cadence Cerebrus Intelligent Chip Explorer Must Have' was recently hosted with me, Krishna Atreya, Princ...
Dec 6, 2023
Explore standards development and functional safety requirements with Jyotika Athavale, IEEE senior member and Senior Director of Silicon Lifecycle Management.The post Q&A With Jyotika Athavale, IEEE Champion, on Advancing Standards Development Worldwide appeared first ...
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Automated Benchmark Tuning
Sponsored by Synopsys
Benchmarking is a great way to measure the performance of computing resources, but benchmark tuning can be a very complicated problem to solve. In this episode of Chalk Talk, Nozar Nozarian from Synopsys and Amelia Dalton investigate Synopsys’ Optimizer Studio that combines an evolution search algorithm with a powerful user interface that can help you quickly setup and run benchmarking experiments with much less effort and time than ever before.
Jan 26, 2023
36,989 views