fish fry
Subscribe Now

Not Your Mama’s DAC

In this week’s Fish Fry, I check out the 2012 Design Automation Conference in San Francisco, California. But we’re not just covering the wide range of EDA tools at the show. Oh no, we’re checking out the village that is the Design Automation Conference. To add another layer of excitement, we’ve got not one but three C-Level interviews to throw your way, starting with the foundry guys who use EDA tools (Jack Harding, CEO – eSilicon), then on to the VHDL parser platforms that practically every EDA company uses (Michiel Ligthart, COO, Verific) and finally to the guys who break things for a living (Adnan Hamid CEO, Breker Technologies).

Also this week, I’m giving away a XMEGA-A3BU Xplained kit (courtesy of Atmel) but you’ll have to tune in to find out how to win. 

Fish Fry Links – June 8, 2012

More Information about Verific 

More Information about eSilicon

More Information about Breker 

More Information about the XMEGA-A3BU Xplained Kit (Courtesy of Atmel)

Leave a Reply

featured blogs
Jul 13, 2020
As I write this in early July, we are looking at the calendar of events and trade shows for this year, and there are few survivors.  The Coronavirus pandemic of 2020 has seen almost all public events cancelled, from the Olympics to the Eurovision Song Contest.  Less...
Jul 10, 2020
[From the last episode: We looked at the convolution that defines the CNNs that are so popular for machine vision applications.] This week we'€™re going to do some more math, although, in this case, it won'€™t be as obscure and bizarre as convolution '€“ and yet we will...
Jul 10, 2020
I need a problem that lends itself to being solved using a genetic algorithm; also, one whose evolving results can be displayed on my 12 x 12 ping pong ball array....

Featured Video

Product Update: DesignWare® Foundation IP

Sponsored by Synopsys

Join Prasad Saggurti for an update on Synopsys’ DesignWare Foundation IP, including the world’s fastest TCAMs, widest-voltage GPIOs, I2C & I3C IOs, and LVDS IOs. Synopsys Foundation IP is silicon-proven in 7nm in more than 500,000 customer wafers, and 5nm is in development.

Click here for more information about DesignWare Foundation IP: Embedded Memories, Logic Libraries & GPIO

Featured Chalk Talk

Computing at the Edge

Sponsored by Mouser Electronics and NXP

Edge computing is not the realm of one-size-fits-all computing. Real-world systems have a variety of node hardware that needs to be managed and secured. In this episode of Chalk Talk, Amelia Dalton chats with Altaf Hussain from NXP about the complications of (and some solutions for) edge computing with NXP’s Layerscape processors.

Click here for more information about NXP's Layerscape processors