fish fry
Subscribe Now

Not Your Mama’s DAC

In this week’s Fish Fry, I check out the 2012 Design Automation Conference in San Francisco, California. But we’re not just covering the wide range of EDA tools at the show. Oh no, we’re checking out the village that is the Design Automation Conference. To add another layer of excitement, we’ve got not one but three C-Level interviews to throw your way, starting with the foundry guys who use EDA tools (Jack Harding, CEO – eSilicon), then on to the VHDL parser platforms that practically every EDA company uses (Michiel Ligthart, COO, Verific) and finally to the guys who break things for a living (Adnan Hamid CEO, Breker Technologies).

Also this week, I’m giving away a XMEGA-A3BU Xplained kit (courtesy of Atmel) but you’ll have to tune in to find out how to win. 

Fish Fry Links – June 8, 2012

More Information about Verific 

More Information about eSilicon

More Information about Breker 

More Information about the XMEGA-A3BU Xplained Kit (Courtesy of Atmel)

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

How IO-Link® is Enabling Smart Factory Digitization -- Analog Devices and Mouser Electronics
Safety, flexibility and sustainability are cornerstone to today’s smart factories. In this episode of Chalk Talk, Amelia Dalton and Shasta Thomas from Analog Devices discuss how Analog Device’s IO-Link is helping usher in a new era of smart factory automation. They take a closer look at the benefits that IO-Link can bring to an industrial factory environment, the biggest issues facing IO-Link sensor and master designs and how Analog Devices ??can help you with your next industrial design.
Feb 2, 2023
36,371 views