EEJournal

fish fry
Subscribe Now
November 18, 2011

Turning Up The Volume To 11

Supercomputing Gets Even Cooler
by Amelia Dalton

In this week’s Fish Fry, I have a couple of super-cool supercomputing super-stories for you. I look into the Blue Waters Project that aims to solve the world’s most complex problems through petascale computing. I also interview Stefan Mohl (Mitrionics – CTO) about how Mitrionics has reorganized this year, how they are shifting the focus of their supercomputing FPGAs to the HPC market, and how Mitrion-C is facilitating that new focus.

I have a super awesome new nerdy giveaway to throw your way this week, but you’ll have to tune in to find out what it is and how you can win.

 

Watch Previous Fish Frys

Fish Fry Links – November 18, 2011 

More Information about The Blue Waters Project (1)

More Information about The Blue Waters Project (2)

More Information about The Blue Waters Project (3)

More Information about Mitrionics 

Mitrionics Re-Emerges in HPC/Supercomputing Markets with New Ownership

Circuit Board Nerdy Giveaway

 

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Leave a Reply

featured blogs
Ultra-Low-Power Wi-Fi and AI/ML are a Match Made in the Cloud for AIoT
Sep 29, 2023
Our ultra-low-power SiWx917 Wi-Fi SoC with an integrated AI/ML accelerator simplifies Edge AI for IoT device makers. Accelerate your AIoT development....
More from Silicon Labs...
Cadence Targets Automotive Market Demands with UCIe
Sep 29, 2023
Cadence has become a contributor-level member of the Automotive Working Group in the Universal Chiplet Interconnect Express (UCIe) Consortium. Last year, the Consortium ratified the UCIe specification, which was established to standardize a die-to-die interconnect for chiplet...
More from Cadence...
Synopsys Smart Future: Our Climate Actions to Reduce Greenhouse Gas Emissions
Sep 28, 2023
See how we set (and meet) our GHG emission reduction goals with the help of the Science Based Targets initiative (SBTi) as we expand our sustainable energy use.The post Synopsys Smart Future: Our Climate Actions to Reduce Greenhouse Gas Emissions appeared first on Chip Des...
More from Synopsys...
AI on the Edge: The latest on-device AI insights and trends
Sep 27, 2023
On-device generative AI brings many exciting advantages, including cost, privacy, performance and personalization '“ offering significant enhancements in utility, productivity and entertainment with use cases across industries, from the commonplace to the creative....
More from Qualcomm OnQ Blog...
Known Unknowns
Sep 21, 2023
Not knowing all the stuff I don't know didn't come easy. I've had to read a lot of books to get where I am....
More from Max's Cool Beans...

Featured Video

Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities

Sponsored by Intel

With each generation, packing millions of transistors onto shrinking dies gets more challenging. But we are continuing to change the game with advanced, targeted FPGAs for your needs. In this video, you’ll discover how Intel®’s chiplet-based approach to FPGAs delivers the latest capabilities faster than ever. Find out how we deliver on the promise of Moore’s law and push the boundaries with future innovations such as pathfinding options for chip-to-chip optical communication, exploring new ways to deliver better AI, and adopting UCIe standards in our next-generation FPGAs.

To learn more about chiplet architecture in Intel FPGA devices visit https://intel.ly/45B65Ij

featured paper

Intel's Chiplet Leadership Delivers Industry-Leading Capabilities at an Accelerated Pace

Sponsored by Intel

We're proud of our long history of rapid innovation in #FPGA development. With the help of Intel's Embedded Multi-Die Interconnect Bridge (EMIB), we’ve been able to advance our FPGAs at breakneck speed. In this blog, Intel’s Deepali Trehan charts the incredible history of our chiplet technology advancement from 2011 to today, and the many advantages of Intel's programmable logic devices, including the flexibility to combine a variety of IP from different process nodes and foundries, quicker time-to-market for new technologies and the ability to build higher-capacity semiconductors

To learn more about chiplet architecture in Intel FPGA devices visit: https://intel.ly/47JKL5h

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Click here for more information about the Alif Ensemble family of 32-bit microcontrollers
Aug 9, 2023
6,561 views