chalk talk
Subscribe Now

Understanding Power-Aware Simulation

Considering power delivery and signal integrity separately can lead to suboptimal results in PCB design. Signal return paths can interact with power delivery networks in a number of ways, and power-aware analysis can help identify and correct problems before you build your prototype. In this episode of Chalk Talk, Amelia Dalton chats with Todd Westerhoff of Mentor about power-aware simulation.

Click here to download the whitepaper “Power-Aware: Ensuring DDRx Design Reliability by Integrating Signal Integrity and Power Integrity Simulations”

Leave a Reply

featured blogs
Feb 19, 2019
“So, what really is 5G?”. That may be a question some folks are asking themselves. Why? No one has really heard of 5G yet. Right? Insert rolling eye emoji here. In case someone lives under a rock, “5G” refers to the next-gen cellular standard that will...
Feb 19, 2019
https://youtu.be/4N5bx3eR_9U The three highlighted posts for January were: Breakfast Nibbles: Predictions for 2019 AlphaZero: Four Hours to World Class from a Standing Start Persistent Memory Sign up... [[ Click on the title to access the full blog on the Cadence Community s...
Feb 15, 2019
This year at DVCon US, Mentor is going to add some sizzle to our booth (#1005) during the exhibit hours. In addition to our stellar demo staff who are always available to answer questions and show you the latest capabilities of our tools, we’re also going to be hosting ...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...