chalk talk
Subscribe Now

Understanding Power-Aware Simulation

Considering power delivery and signal integrity separately can lead to suboptimal results in PCB design. Signal return paths can interact with power delivery networks in a number of ways, and power-aware analysis can help identify and correct problems before you build your prototype. In this episode of Chalk Talk, Amelia Dalton chats with Todd Westerhoff of Mentor about power-aware simulation.

Click here to download the whitepaper “Power-Aware: Ensuring DDRx Design Reliability by Integrating Signal Integrity and Power Integrity Simulations”

Leave a Reply

featured blogs
Apr 23, 2019
Samtec Bulls Eye® test point systems are ideal for high-performance test applications because of their compression interfaces, small footprint, and high cycle count capabilities. Bulls Eye is now available in 50 GHz and 20 GHz designs, with a system up to 70 GHz in developme...
Apr 23, 2019
Paul Cunningham was interviewed by Jim Hogan at the latest ESD Alliance "fireside chat". Ever since Lip-Bu's fireside chat at DAC was interrupted by the fire-alarms due to a real fire,... [[ Click on the title to access the full blog on the Cadence Community s...
Apr 22, 2019
I am honored to have the opportunity to serve as the 2019 DAC Technical Program Chair, and this has been an exceptional year in terms of research and Designer/IP track submitted content. The Design Automation Conference (DAC) was founded in 1964 and is the longest running an...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...