chalk talk
Subscribe Now

Pegasus Verification System: Let Your DRC Fly!


Design rule checking (DRC) can be the one of the biggest bottlenecks 
in getting a chip out the door. The computation power required for a large DRC run can be staggering. In this episode of Chalk Talk, Amelia Dalton chats with Christen Decoin from Cadence Design Systems about the Pegasus Verification System which will let your DRC fly!

Click here for more information about the Pegasus Verification System

Leave a Reply

featured blogs
Aug 25, 2019
https://youtu.be/RUWt6mOAUUU Made at EBC (camera Sean) Monday: HOT CHIPS 2019 Tuesday: CDNLive India 2019 Preview Wednesday: TSMC Museum of Innovation Thursday: HOT CHIPS: The Biggest Chip in the... [[ Click on the title to access the full blog on the Cadence Community site....
Aug 23, 2019
Many of our Samtec blogs focus on high-speed, high-bandwidth, cutting-edge connector applications. This makes sense because Signal Integrity is a critical issue for many of our customers, and because it'€™s a more flashy, attention-grabbing, sexy topic. And yes, I did just ...