chalk talk
Subscribe Now

Pegasus Verification System: Let Your DRC Fly!


Design rule checking (DRC) can be the one of the biggest bottlenecks 
in getting a chip out the door. The computation power required for a large DRC run can be staggering. In this episode of Chalk Talk, Amelia Dalton chats with Christen Decoin from Cadence Design Systems about the Pegasus Verification System which will let your DRC fly!

Click here for more information about the Pegasus Verification System

Leave a Reply

featured blogs
Jan 22, 2020
Samtec loves DesignCon.  It'€™s an opportunity to present our new signal integrity optimized, high-performance interconnect and technology solutions, along with the highest level of support and expertise in the industry. To learn more about these products and solutions, st...
Jan 22, 2020
Master the design and verification of next gen transport: Part One – Overview Master the design and verification of next gen transport: Part Two – High-Level Synthesis Master the design and verification of next gen transport: Part Three – Functional Safety M...
Jan 21, 2020
My mother is convinced that I'm a prodigy (for some reason she spells it "i-m-b-e-c-i-l-e"), but it may be that innate genius lies dormant in all of us....
Jan 17, 2020
[From the last episode: We saw how virtual memory helps resolve the differences between where a compiler thinks things will go in memory and the real memories in a real system.] We'€™ve talked a lot about memory '€“ different kinds of memory, cache memory, heap memory, vi...