chalk talk
Subscribe Now

Moving Between FPGA and ASIC with High-Level Synthesis


Writing RTL that works smoothly on both FPGA and ASIC implementations is nearly impossible.
But, High-Level Synthesis (HLS) can make technology-independent design a breeze. In this episode of Chalk Talk, Amelia Dalton chats with Stuart Clubb of Mentor’s Catapult team about how to use HLS to accelerate your design flow.

Click here for more information about Catapult® High-Level Synthesis

Leave a Reply

featured blogs
Jul 11, 2025
Can you help me track down the source of the poem titled 'The African Tigger is Fading Away'?...