chalk talk
Subscribe Now

Overcoming Today’s RFIC and SiP Design Challenges with Virtuoso RF Solution

 

5G presents daunting challenges for RF design. RF modules are reaching a level of complexity such that verification and analysis now demand about half of the design time, and that requires an integrated flow including physical verification and analysis as well as circuit design. In this episode of Chalk Talk, Amelia Dalton chats with Michael Thompson from Cadence Design Systems about how the Virtuoso RF Solution addresses the challenges of 5G RF design.

Click here for more information about the Cadence Design Systems Virtuoso RF Solution

Leave a Reply

featured blogs
Jul 25, 2025
Manufacturers cover themselves by saying 'Contents may settle' in fine print on the package, to which I reply, 'Pull the other one'”it's got bells on it!'...