chalk talk
Subscribe Now

Overcoming Today’s RFIC and SiP Design Challenges with Virtuoso RF Solution

 

5G presents daunting challenges for RF design. RF modules are reaching a level of complexity such that verification and analysis now demand about half of the design time, and that requires an integrated flow including physical verification and analysis as well as circuit design. In this episode of Chalk Talk, Amelia Dalton chats with Michael Thompson from Cadence Design Systems about how the Virtuoso RF Solution addresses the challenges of 5G RF design.

Click here for more information about the Cadence Design Systems Virtuoso RF Solution

Leave a Reply

featured blogs
Oct 23, 2019
The most complex of the Platonic solids is the icosahedron with twenty triangular faces....
Oct 23, 2019
IDC or Crimp? When discussing options for cable assemblies, designers frequently ask if we recommend discrete wire cable assemblies with crimped contacts or insulation displacement connectors (IDC) with ribbon cable. Our answer is it depends on your application. Crimped conne...
Oct 23, 2019
Recently the Western Automotive Journalists, or WAJ (I had no idea that was a thing), held their annual Silicon Valley Reinvents the Wheel event at the Computer History Museum in Mountain View.... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Oct 22, 2019
By Abdellah Bakhali – Mentor, A Siemens Business Better SoC IO ring verification means more accurate and consistent product reliability. New automated checks help designers identify and correct errors early in the design flow. Learn more here… Aristotle once sugg...
Oct 18, 2019
[From the last episode: We looked at the role of cache memory in a processor.] Now that we'€™ve looked at the major components of a computing system, let'€™s put them together. We won'€™t talk about how we'€™re putting them together for the moment; that comes next. We...