chalk talk
Subscribe Now

Overcoming Today’s RFIC and SiP Design Challenges with Virtuoso RF Solution

 

5G presents daunting challenges for RF design. RF modules are reaching a level of complexity such that verification and analysis now demand about half of the design time, and that requires an integrated flow including physical verification and analysis as well as circuit design. In this episode of Chalk Talk, Amelia Dalton chats with Michael Thompson from Cadence Design Systems about how the Virtuoso RF Solution addresses the challenges of 5G RF design.

Click here for more information about the Cadence Design Systems Virtuoso RF Solution

Leave a Reply

featured blogs
Jul 19, 2019
I am sure you can't fail to have noticed that tomorrow is the 50th anniversary of the first landing on the moon. It has been everywhere for the last few weeks. I was a teenager. I remember... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...