chalk talk
Subscribe Now

Accelerating Physical Verification Productivity

 

Physical verification can take an enormous amount of time, and catching errors early in the process is the best way to avoid costly and time-consuming iterations. In this episode of Chalk Talk, Amelia Dalton chats with Christen Decoin of Synopsys about accelerating physical design productivity with tools and methods that can help catch errors earlier in the design process.

Click here for more information about how to use IC Validator.

Leave a Reply

featured blogs
Jun 17, 2019
eSilicon used the Tessent family of DFT solutions to solve their toughest challenges of testing a large 2.5D/3D deep learning device. Hear all about it in this 15 minute video. With over 300 tapeouts, there is no doubt that eSilicon has tons of experience getting designs don...
Jun 17, 2019
The IC6.1.8 ISR4 and ICADVM18.1 ISR4 production releases are now available for download at Cadence Downloads . IC6.1.8 ISR4 ICADVM18.1 ISR4 For information on supported platforms, compatibility with... [[ Click on the title to access the full blog on the Cadence Community si...
Jun 17, 2019
One topic that garnered much interest at the Samtec booth at the International Microwave Symposium was a dynamic stress test of Samtec’s microwave cable. This demonstration proves that our low-loss, microwave cable withstands high flex cycles and still maintains signal ...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...