chalk talk
Subscribe Now

Verification Methodologies (Made Easy)

Most FPGA designers don’t know much about formal methodologies for verification. It’s too bad, because today’s complicated FPGA designs can really take advantage of standardized methodologies like UVM. In this episode of Chalk TalkHD Amelia and Jerry Kaczynski (Aldec) are going to unscramble the anagrams and get you on your way to understanding and harnessing the power of universal verification methodologies – so you can start applying them to your next design.

Click the link below to download a free whitepaper: “Those Pesky Interfaces…”

Leave a Reply

featured blogs
Apr 8, 2020
Here are some tips that will help you transition to your new environment. But more importantly, it will help you when having to go back into the office. Working remotely can be hard to adjust to psychologically. To help make the transition, take a disciplined approach to mana...
Apr 8, 2020
IPC-A-610 covers a wide range of solder joints, and what it takes to meet Classes 1 – 3 in varying types of connector termination styles. These classifications help a designer determine if a connector is capable of being used in their application. In a previous blog, I ...
Apr 7, 2020
Have you seen the video that describes how the coronavirus has hit hardest where 5G was first deployed?...
Apr 3, 2020
[From the last episode: We saw some of the mistakes that can cause programs to fail and to breach security and/or privacy.] We'€™ve seen how having more than one program or user resident as a '€œtenant'€ in a server in the cloud can create some challenges '€“ at leas...