chalk talk
Subscribe Now

High-Reliability in FPGA Design – SEU Mitigation

Neutrons are coming for you and you’d better be prepared.  Whether we like it or not, SEUs (Single Event Upsets) are becoming a bigger and bigger problem for our designs, especially for high realibility systems.  If you thought SEUs couldn’t mess up your next design because you aren’t designing something destined for space, you need to think again.  In this episode of Chalk TalkHD, I chat with Jeff Garrison of Synopsys about the how we can battle SEUs (on the ground or in the air) with the latest generation of design tools.

For More Information Click Here

Click the link below to download the whitepaper “No Room for Error: Creating Highly Reliable, High-Availability FPGA Designs

Leave a Reply

featured blogs
Jun 27, 2019
The Cadence lunch on Tuesday was the turn of digital with the panel set to consider Machine Learning and Its Impact on the Digital Design Engineer . The panel was moderated by Professor Andrew Kahng... [[ Click on the title to access the full blog on the Cadence Community si...
Jun 26, 2019
The 15th annual Manufacturing Leadership Awards Gala, by the National Association of Manufacturers, took place on June 12, 2019. The Manufacturing Leadership Awards honor manufacturing companies and individual manufacturing leaders that are shaping the future of global manufa...
Jun 25, 2019
Over my 25 plus years of being a PCB designer I could not imaging going back to designing a PCB like I did in the late 90’s or even early 2000’s.  New technology is always being added to tools we use that helps simplify our job.  The key is making sure you'€™r...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...