chalk talk
Subscribe Now

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

Sign-off timing analysis for today’s complex SoC designs can be daunting. Rather than just throwing more computer power at the problem, you need to adopt a hierarchical approach and take advantage of higher levels of abstraction. In this episode of Chalk Talk, Amelia Dalton talks with Ruben Molina of Cadence Design Systems about a new, faster approach to sign-off timing analysis.

Click the link below to download a free whitepaper entitled “Hierarchical Timing Analysis: Pros, Cons, and a New Approach.”

Click the link below for more information about Cadence’s Tempus Timing Signoff Solution. 

Leave a Reply

featured blogs
Aug 25, 2019
https://youtu.be/RUWt6mOAUUU Made at EBC (camera Sean) Monday: HOT CHIPS 2019 Tuesday: CDNLive India 2019 Preview Wednesday: TSMC Museum of Innovation Thursday: HOT CHIPS: The Biggest Chip in the... [[ Click on the title to access the full blog on the Cadence Community site....
Aug 23, 2019
Many of our Samtec blogs focus on high-speed, high-bandwidth, cutting-edge connector applications. This makes sense because Signal Integrity is a critical issue for many of our customers, and because it'€™s a more flashy, attention-grabbing, sexy topic. And yes, I did just ...