Last year, with little fanfare, we presented our first annual FPGA Journal Reader’s choice awards. The response was fantastic, and everybody wanted to know how they could participate in this year’s awards process… It doesn’t work that way, of course. We use a super-secret balloting system and carefully guard the data to prevent any unscrupulous parties from tampering with the results.

This year, over 350 design teams answered our call to rate their experience with FPGA and EDA companies’ products and services. Each customer was required to answer based on … Read More → "Second Annual FPGA Journal Awards"

It’s time again to bring home that cake from the grocery store bakery, ditch the box, mess around with the frosting a bit so it looks more “homemade,” and tell the guests that you spent all afternoon baking it. FPGA Journal is turning 24 months old (that’s 11000 for those of you that absolutely can’t let go of binary math, even for a party). Since October 1, 2003, we’ve brought you hundreds of feature articles, thousands of press releases, a good number of controversies, and 104 weekly e-mail newsletters.

This week, in … Read More → "FPGA Journal Turns Two"

About twenty years ago, there were two well-known approaches to custom IC implementation. The first, which we called “Full Custom,” was the high-end methodology. Polygons were painstakingly pushed across Calma screens by determined designers working to eek out every ounce of performance from fiery five-micron silicon technology. Full Custom design was difficult and expensive – not for the faint of heart or the financially challenged.

The second option at that time was Gate Array. Gate Array was for product teams with deadlines to meet and more important things to do than fighting with design rule … Read More → "Rationalizing Reconfigurability"

Allan Cantle knows what it takes to design high-performance digital systems. He’s been proving it since his early days at BAE Systems, where he was creating real-time simulations of evasive enemy targets to be used with real-world missiles in targeting practice. Allan has always had a knack for decomposing a complex problem into manageable-sized chunks, then mapping those chunks onto the appropriate architectures with the right interconnect to hit aggressive performance goals in the most economical way. Allan has a passion for working on complicated computing problems and isn’t afraid of trying varied technologies to … Read More → "Allan Cantle"

Introduction

FPGA logic design no longer rules the project schedule like it once did. Twenty years ago, implementing the logic in 20 and 24-pin programmable logic devices, such as 22V10s or PAL16R8s, was tricky, given the state of programmable logic tools at the time, but doing so certainly didn’t consume the lion’s share of the overall design effort. Back then, the deciding factor in project schedules was typically the design of the PCB onto which those devices were placed. As the sophistication of programmable devices has increased – evolving … Read More → "It’s Not All About the FPGA Anymore"

It’s difficult for a technical conference to get just the right balance. Too much tradeshow, not enough industry participation; too many irrelevant sessions, too many times over the same topic; not enough attendees, too many attendees… it’s like trying to hit your design constraints for power, cost, area, performance, and reliability all at the same time, while still meeting your schedule. You struggle to reach one goal only to find out that you’ve slipped behind on the others. It’s a fight to find a creative solution that will converge.

Interest in FPGA reliability is not restricted to SEU environments. The US critical infrastructure, for example, often demands 24/7 operations and thus hi-reliability is frequently sought and very few, if any, of the infrastructure components are in SEU environments.

System failures are largely attributed to software-level errors such as unexpected input values, timing violations, and I/O shortfalls. To decrease the probability of system failure, many specialized, checking functions can be performed during runtime to make the software error-resilient. However, system performance suffers because the checking functions consume processor cycles that would otherwise be used for the mission … Read More → "Migrating FPGA Virtual Gates to MROM Reduces Reliability Risk"

High-reliability design considerations are fast becoming an art that system engineers have to undertake very early on in the design process, often beginning with a designer’s choice of system silicon. For designers seeking flexibility and time-to-market advantages, high-reliability FPGAs are a good choice. However, not all high-reliability designs are created equal. There is a broad spectrum of high-reliability designs out there today, from space-bound satellites to anti-lock braking systems in our ground-based vehicles. While there are obvious similarities between these two types of systems, there are also some key differences, all of which become important … Read More → "FPGA Reliability in Space-Flight and Automotive Applications"

Most of us know Moore’s law to have only one independent variable – time. Mr. Moore predicts that, as time goes by, the complexity of our electronic designs increases exponentially. One thing Mr. Moore never mentioned in public, however, is the secret second factor. Aerospace engineers have long been aware that Moore’s law has a little- known term in the denominator. This factor is something like “one plus altitude squared.” As your design gets farther from the ground, the fabrication technology goes back in time along the line of progress. Until recently, by … Read More → "Space Silicon"

The TCP/IP protocol suite is the de facto worldwide standard for communications over the Internet and almost all intranets. Interconnecting embedded devices is becoming standard practice even in device classes that were previously stand-alone entities. By its very definition, an embedded architecture has constrained resources, which is often at odds with rising application requirements.

Achieving wire-speed TCP/IP performance continues to be a significant engineering challenge, even for high-powered Intel™ Pentium™-class PCs. In this article, we’ll discuss the per-byte and per-packet overheads limiting TCP/IP performance and present the … Read More → "Considerations for High-Bandwidth TCP/IP PowerPC Applications"