feature article
Subscribe Now

The Only Chip

The Last One You'll Ever Need?

We all have the same vision — right?  Look waaaaay out there in the future.  Fuzz your eyes a bit.  Oh, that hurts?  Well, don’t then.  But think way ahead.  Your whole system is one chip.  Well, except for IO and peripherals, of course.  The “System on Chip” concept has finally, fully come to life and your system is on one – this system, your next system, any system, every system.  

Moore’s Law is an exponential.  We all know what exponential curves look like, right?  They have an “interesting” part where things are happening along both axes, followed by a long “boring” part where something approaches an asymptote and cruises along toward infinity with nothing much going on.  Let’s take the cost of a gate. If it’s easier, let’s do the cost of a million gates, which would be the same answer anyway.  As the number of gates on a chip increases exponentially, the cost per gate, (or billion gates), approaches zero asymptotically.  When incremental gates cost essentially nothing, we won’t have to be very careful with them.  The three Ps of semiconductors – Power, Price, and Performance, will drop by one.  We’ll just have Power and Performance. 

When we get our performance from frequency, power and performance are related, unfortunately.  The more performance we want, the more power we consume.  However, with infinite gates available for free (Isn’t zero an awesome denominator?) we can do a lot of cool stuff with parallelization that offsets a lot of this power/performance intertwinedness.  Instead of having to have one processor on our chip cranking away at zillions of terahertz, we can have a whole bunch of them marching along at a thrifty frequency, sharing the load. 

Analog?  No problem.  We’ll have analog, RF, all that good stuff.  Probably even antennae.  Worried that the best process for digital won’t work for ultimate analog?  Don’t.  If we need to stack or interpose slices made from different semiconductor processes, the packaging folks will have that long-since handled.  All for free.  

How about storage?  All you want.  Non-volatile, too, and fast.  Connected to and shared by all the processors you’ve got because… why not?  And, while we’re being fancy – let’s throw in some MEMS.  Accelerometers would be nice.  Maybe an image sensor on the same package just so we won’t have any wiring to do? 

The “board” (if you could still call it that) will just connect our chip to power and peripherals —  at least, the few that aren’t working wirelessly. 

All of this stuff will be programmable, of course.  The hardware will be reconfigurable, and, obviously, we’ll have loads of software.  In fact, most of the weight of our system will be software – if you put the whole thing on a complexity-measuring scale.  Most of the people working on it will be software engineers, too.  Digital designers will have become as scarce as… well, analog designers.  It makes sense, because – we’ll be all done.  Once the ultimate chip goes to tape-out, we can all go home and enjoy a margarita on the patio.  Thar she blows!  Go program her, boys!  We’re outa’ here.

All this may seem absurd. 

Of course, it is, by today’s standards – even by the standards of what will probably happen a few years from now.  However, it is easy to see that we are headed firmly in that direction right now.  Altera recently announced a chip with 3.9 billion transistors.  That’s getting right up there next to infinity – for our purposes, anyway.  Xilinx recently announced Zinq – a chip that has just about all the elements we just described – but in more modest proportions.  You can buy 32 GB of flash memory on one chip.  At the grocery store.  In the checkout line.  With your leftover change.

Hardware engineering is rapidly approaching an economy of abundance.  We’ll have everything we want on one chip for free, so why make a new one?  We won’t need some semiconductor company’s special “edit” of The Chip.  Any of them will work.  It’s a good thing, too, because – while we’ve been celebrating the happy side of exponentials with Moore’s Law, there’s a dark side too – NRE.  As we approach one chip that can do anything, we also are approaching the vanishing point where designing and tooling up for that chip will be so expensive, only one company will be able to afford to do it.  We’d better hope they get it right. 

These same forces are not at work on software.  Since software is pure complexity, every generation puts us farther down the curve toward a system so complex that it defies understanding.  By exponentially improving hardware, we create a larger and larger cage for that beast of complexity to grow.  As we become more reliant on software IP to create complex systems, our level of understanding of the lowest-level components diminishes.

Consider EDA tools like synthesis, for example.  Two decades ago, logic synthesis was exploding.  Universities were cranking out PhD students that did dissertations and conference papers on synthesis by the truckload.  Those students went into the work force and did a fantastic job.  They spent their careers designing and refining the low-level algorithms that we all now depend on to do every one of our designs.  Today, however, you don’t find those students at universities.  Today’s students are plugging together the work of their predecessors into more complex systems – with little time to dig into the subtleties of the underlying code.  A decade from now, new students will be similarly assimilating the work of today’s programmers.  In a very foreseeable future, nobody left will have any idea what’s going on at the lower levels of the hierarchy.  There simply won’t be time to work at the new, highest level of abstraction while also understanding the nuances of atomic-level programming.  

Science fiction writers like to spin this into a vision of a world where machines develop artificial intelligence and take over the world.  It seems equally likely that we’ll gradually enter an era where critical systems will begin to fail unpredictably under the sheer weight of their own complexity.  When they do, the task of unravelling them and finding the problems will be daunting indeed.  Lucky for us hardware engineers, we’ll be on the beach – sipping our cocktails.

Leave a Reply

featured blogs
Nov 25, 2020
It constantly amazes me how there are always multiple ways of doing things. The problem is that sometimes it'€™s hard to decide which option is best....
Nov 25, 2020
[From the last episode: We looked at what it takes to generate data that can be used to train machine-learning .] We take a break from learning how IoT technology works for one of our occasional posts on how IoT technology is used. In this case, we look at trucking fleet mana...
Nov 25, 2020
It might seem simple, but database units and accuracy directly relate to the artwork generated, and it is possible to misunderstand the artwork format as it relates to the board setup. Thirty years... [[ Click on the title to access the full blog on the Cadence Community sit...
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...

featured video

Accelerate Automotive Certification with Synopsys Functional Safety Test Solution

Sponsored by Synopsys

With the Synopsys Functional Safety Test Solution architecture, designers of automotive SoCs can integrate an automated, end-to-end BIST solution to accelerate ISO compliance and time-to-market.

Click here for more information about Embedded Test & Repair

featured paper

Reducing Radiated EMI

Sponsored by Maxim Integrated

This application note explains how to reduce the radiated EMI emission in the MAX38643 nanopower buck converter. It also explains the sources of EMI noise, and provides a few simple methods to reduce the radiated EMI and make the MAX38643 buck converter compliant to the CISPR32 standard Class B limit.

Click here to download the whitepaper

Featured Chalk Talk

Microchip PIC-IoT WG Development Board

Sponsored by Mouser Electronics and Microchip

In getting your IoT design to market, you need to consider scalability into manufacturing, ease of use, cloud connectivity, security, and a host of other critical issues. In this episode of Chalk Talk, Amelia Dalton sits down with Jule Ann Baker of Microchip to chat about these issues, and how the Microchip PIC-IoT WG development board can help you overcome them.

Click here for more information about Microchip Technology PIC-IoT WG Development Board (AC164164)