EEJournal

feature article
Subscribe Now
March 2, 2009

CHALK TALK – Power Estimation in High-Level DSP Design Flow

by Bryon Moyer

xlnx_new.jpg

chalktalk_ondemand_logo.gif

Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs 

 

The webcast discusses…

__________________________
 

tim_cropped.jpg

Speaker:  Tim Vanevenhoven is DSP Tools Product Manager, Xilinx.


Leave a Reply

featured blogs
Science Fiction Meets Sneaky Surveillance Pricing
Jan 20, 2026
Long foretold by science-fiction writers, surveillance-driven technologies now decide not just what we see'”but what we pay....
More from Max's Cool Beans...

featured chalk talk

Speed Matters: Methods and Methodologies to Get the Most Performance
Sponsored by Siemens Digital Industries Software
In this episode of Chalk Talk, Ludovic Jacomme from Siemens and Amelia Dalton investigate the benefits that Siemens Veloce proFPGA CS can bring to your next FPGA-based prototyping project and how you can take advantage of this solution today.
Click here for more information about Veloce proFPGA CS QUAD/HEXA Desktops
Jan 19, 2026
11,268 views