feature article
Subscribe Now

Racing for the Gap

Altera and Synopsys go Structured

As suppliers jockey for position in offering products that hit the gap between the flexibility and risk-free design offered by FPGA and the performance and unit-cost advantages of cell-based ASIC, unlikely alliances are inevitable. In this case, ASIC design tool leader Synopsys is teaming with leading FPGA vendor Altera to jointly develop solutions for the design and production of Structured ASICs.

Altera has long touted their HardCopy structured ASIC as a clean cost-reduction path from an FPGA-based development, prototype, and early production platform to a cost-reduced, performance-optimized mask-programmed equivalent. Altera is betting that the advantages of programmable logic for early development will compel design teams to consider their structured ASIC offering.

The announcement this week says that Synopsys’s Galaxy design platform can now target Altera FPGA devices and their HardCopy structured ASIC counterparts, and that Synopsys Professional Services will support Altera’s HardCopy design centers. The partnership with Synopsys means that design teams already using Synopsys tools for ASIC design will have one less barrier to adopting an FPGA design methodology for future projects.

As Altera and other FPGA vendors diversify beyond their traditional applications and customer base, they are seeking ways to reduce unit cost, increase performance, and cut power consumption taking them closer to the capabilities of high-end ASIC while maintaining their substantial advantages in risk, schedule, flexibility, and design-cost. Altera’s strategy is somewhat unique among FPGA vendors as they are taking a mask-programmed approach similar to the ASIC suppliers rather than focusing on reducing the cost of a programmable logic fabric like rival Xilinx has with their Virtex-4 platform announced this week.

In going after the traditional ASIC market, Altera should gain leverage by partnering with Synopsys, whose synthesis and implementation tools are long time standards in the ASIC business. As ASIC designers look for alternatives to full cell-based implementation, the prospect of using their established design tools and methodologies, targeting an FPGA platform for development and prototyping, and cost-reducing with a low-risk, low-NRE path to a mask-programmed device should be quite attractive.

This also represents a move by Synopsys against synthesis rival Synplicity who has already staked a substantial claim and an early lead in the structured ASIC market. Synplicity already has a strong and visible track record in structured ASIC, partnering with silicon vendors and offering tools that leverage Synplicity’s FPGA experience and customer base. Structured ASIC represents one of the first markets where both companies are likely to compete on more equal footing as Synopsys has long been dominant in ASIC while Synplicity has dominated FPGA and neither has made a significant dent in the other’s dominance.

For both Synopsys and Altera, this agreement also represents a strategic alliance that helps them in diversifying into the others’ customer base in a complementary way. For a supplier of tools primarily to the cell-based ASIC market like Synopsys, it gives an opening to sell products to the larger, more diverse FPGA and structured ASIC market. For Altera, it represents cleaner access to the cell-based ASIC team by eliminating tool incompatibility as a barrier to adoption.

This assault on “the gap” is intensifying from all sides now, both in the silicon fabric space as well as the EDA space. More and more vendors are realizing that none of the current options squarely hits the sweet spot that many customers seek, and in the coming months we will see a variety of strategies to capture the lucrative eye of the custom logic hurricane.

Leave a Reply

featured blogs
Mar 28, 2023
In this user case, Marintek uses Fidelity Fine/Marine and Hexpress for resistance curve prediction of a planning hull and its validation against the model test cases. Team Involved End User: Eloïse Croonenborghs, Research Scientist at MARINTEK, Maritime division, Trondhe...
Mar 23, 2023
Explore AI chip architecture and learn how AI's requirements and applications shape AI optimized hardware design across processors, memory chips, and more. The post Why AI Requires a New Chip Architecture appeared first on New Horizons for Chip Design....
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

NXP GoldVIP: Integration Platform for Intelligent Connected Vehicles
Today’s intelligent connected vehicle designs are smarter and safer than ever before and this has a lot to do with a rapidly increasing technological convergence of sensors, machine learning, over the air updates, in-vehicle high bandwidth networking and more. In this episode of Chalk Talk, Amelia Dalton chats with Brian Carlson from NXP about NXP’s new GoldVIP Platform. They examine the benefits that this kind of software integration platform can bring to automotive designs and how you can take a test drive of the GoldVIP for yourself.
Nov 29, 2022
16,329 views