industry news
Subscribe Now

Breker Verification Systems Unifies SoC Verification Across Simulation, Acceleration, In-Circuit Emulation, FPGA Prototyping, Silicon Validation

SAN JOSE, CALIF. –– October 15, 2013 –– Breker Verification Systems (www.brekersystems.com), The System-on-Chip (SoC) Verification Company, today unified the SoC verification process across simulation, simulation acceleration, emulation, prototyping and silicon validation with the launch of TrekSoC-Si™, eliminating the need to hand-craft different tests for different platforms.

TrekSoC-Si, part of Breker’s TrekSoC™ portfolio, automatically generates multi-threaded, multi-processor, self-verifying C test cases that run on the SoC’s embedded processors on in-circuit emulation (ICE) platforms, field programmable gate array (FPGA) prototypes and production silicon.

“TrekSoC eliminated the need to hand-write tests for embedded processors in simulation and acceleration,” notes Adnan Hamid, Breker’s chief executive officer (CEO). “TrekSoC-Si moves beyond simulation to generate test cases for hardware verification platforms, eliminating the need to hand-write hardware validation tests while stressing all aspects of the SoC before trying to boot the operating system and applications.”

The new product is a companion to TrekSoC and provides complementary functionality. TrekSoC-Si employs the same graph-based scenario model used to generate test cases and requires no additional resources to move beyond simulation into hardware platforms. With no changes to the scenario model, test cases can be generated and tuned for each platform. For example, longer test cases can be run in hardware than in software. Test cases concentrate on verification of concurrent, coherent and multi-threaded capabilities.

How it Works

TrekSoC-Si automatically generates self-verifying C test cases that target system-level interactions. These test cases focus on verification of concurrent, coherent and multi-threaded capabilities, and are designed to run efficiently in any hardware platform. Test cases include realistic application scenarios, such as use cases that involve multiple IP blocks interacting together. This is more efficient and more effective than hand-written tests, which typically verify only that each IP block is instantiated properly into the SoC.

The test cases provide unique visualization capabilities via the TrekBox™ module running on the same host system used to download code into the hardware platform. TrekBox shows in real time the progress of each application scenario as it moves from thread to thread and from processor to processor. This display clearly documents the test case and provides essential debug information if the test case uncovers an SoC design bug. TrekBox also handles self-checking comparison against expected results and other bookkeeping verification tasks to reduce memory consumption within the SoC.

Input information is derived from a system-level scenario model that describes desired outcomes developed by the user. Scenario models are developed in C/C++ using a simple paradigm of graphs and graph constraints, created with only a few constructs and requiring no new language. They are hierarchical so that models for IP blocks can be composed together for a subsystem or the complete SoC.

TrekSoC, first introduced in 2007, has been used to verify a variety of automotive, graphics, consumer electronics, and networking designs that have been taped out successfully and are in production use now. As a result, Breker’s experience is uniquely suited to hardware platforms and silicon validation because of TrekSoC’s processor-centric SoC verification approach. TrekSoC-Si supports all hardware verification platforms in order to eliminate hand-written tests and find real bugs at every stage of the SoC development process.

Availability

TrekSoC-Si is shipping now. Pricing is available upon request.

For more information about Breker, visit http://tiny.cc/5zzl4w.

About Breker Verification Systems

Electronic Design Automation (EDA) software company Breker Verification Systems provides innovative solutions to solve the challenge of complex system-on-chip (SoC) functional verification and eliminate the pervasive “Stitch and Ship” SoC design approach. Its TrekSoC™ software and unique SoC scenario-modeling™ approach are used in production at leading semiconductor companies in the U.S., Europe and India. More information about Breker can be found atwww.brekersystems.com or at http://tiny.cc/d5ifvw. Daily updates on company activities are available at http://tiny.cc/k6ifvw and additional information can be found at http://tiny.cc/56ifvw. Its blog, “The Breker Trekker,” is hosted on EDACafe, available at http://tiny.cc/4cjfvw. Founded in 2003, it is privately held and funded. Breker Verification Systems corporate headquarters is located at 1879 Lundy Ave., Suite 126, San Jose, Calif. 95131 Telephone: (650) 336-8872. Email:info@brekersystems.com. Website: www.brekersystems.com.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
28,141 views