industry news
Subscribe Now

Accellera Chair Shishpal Rawat Talks about Roadmap for IP and System Design Standards at IP-SOC 2011

Who

Accellera, the electronics industry organization focused on electronic design automation (EDA) standards, invites IP-SOC 2011 attendees to hear Accellera chair Shishpal Rawat’s invited talk on The Roadmap for IP and System Design Standards.

What

The Roadmap for IP and System Design Standards
Shishpal Rawat, Accellera Chair
System, software and semiconductor design activities are converging to meet the increasing challenges of creating SoCs. Accellera is working with OSCI and the SystemC working groups, as well as the IEEE and other standard bodies, to facilitate the creation of system design and IP standards that reduce the cost of electronic design and increase productivity. This presentation will cover our groups’ standard activities — IP Tagging, IP-XACT™, Open Verification Library (OVL), Standard Co-Emulation Modeling Interface (SCE-MI), Unified Coverage Interoperability Standard (UCIS) and Universal Verification Methodology (UVM™) — the benefits of our standards, their fit with SystemC, and the roadmap for adoption.

When/Where

17:15 – 18:45, Wednesday, 7 December, 2011
World Trade Center
5 place Robert Schuman
38 000 Grenoble
France

Information and Registration

To register for IP-SOC, please visit http://www.design-reuse.com/ipsoc2011/registration/.

For more information about Accellera, please visit www.accellera.org.

About IP-SOC

IP-SOC is the leading industry event for the Intellectual Property (IP) and Embedded Electronic Systems community.

About Accellera

Accellera provides design and verification standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA and IP standards that lower the cost to design commercial IC and EDA products. As a result of Accellera’s partnership with the IEEE, Accellera standards are transferred to the IEEE standards body for formalization and ongoing change control. For more information about Accellera, please visit www.accellera.org.

For membership information, please email membership@accellera.org.

Leave a Reply

featured blogs
Nov 14, 2025
Exploring an AI-only world where digital minds build societies while humans lurk outside the looking glass....

featured news

Microchip Unveils First 3 nm PCIe® Gen 6 Switch to Power Modern AI Infrastructure

Sponsored by Microchip

AI systems are starving for bandwidth. Microchip’s 3 nm Switchtec™ Gen 6 PCIe® switches deliver up to 160 lanes, lower power, and CNSA-compliant security—built for the future of AI and cloud infrastructure.

Click here to read more

featured chalk talk

Time to first prototype shouldn’t be so hard!
In this episode of Chalk Talk, Romain Petit from Siemens and Amelia Dalton examine the challenges of FPGA-based prototyping and how the automatic partitioning, automatic cabling, runtime and debug infrastructure and more of the Siemens VPS platform can make your next FPGA-based prototype project easier than ever before.
Dec 3, 2025
4,796 views