industry news
Subscribe Now

Teklatech Innovates Noise Shaping Technology for Wireless and Mobile IC Design

COPENHAGEN, Denmark, May 25th, 2011 – Teklatech®, an industry pioneer in EDA solutions for optimizing digital ASIC power integrity and on-chip noise,  today announced  the release of version 3.0 of the company’s flagship design automation software FloorDirector®. The release isa manifestation of Teklatech’s vision in the direction of dynamic power integrity (PI) and noise aware  IC  design. Designers  are empowered  with  control over the noise  spectrum  of digital circuits. The enhanced  tool  capabilities allow faster power and noise closure, higher yield and significantly improved predictability in the design process and time-to-market.

“FloorDirector 3.0  is a major  leap forward,  defining a whole new generation of ASIC design tools, providing valuable design automation capabilities needed in an increasingly mobile and wireless world,” comments Dr. Tobias Bjerregaard, CEO and founder of Teklatech. “PI- and noise-aware design methodologies are becoming strictly necessary, for staying in the lead in a competitive global semiconductor market.  The strong interest from  a range of major IDMs as well as fabless companies in all geographical markets shows us this beyond a doubt.

”The main focus of the new  FloorDirector  release has been to provide design engineers with abilities  for staying on top of mounting power integrity issues,  for bridging the mixed-signal design optimization gap, and for mitigating the growing challenges in EMI- and PI-aware digital design.

Key features made available in FloorDirector 3.0 include:

  • Frequency domain noise spectrum optimization (FDO) of digital ASIC designs
  • Complete and scalable multi-mode-multi-corner (MMMC) and multi-use-case operation
  • Unprecedented ease-of-use for fastest path to PI- and EMI-closure

While Teklatech’s R&D are delivering the highest level of innovation and stability in the FloorDirector design automation software, continuously strengthened relationships with a palette of major backend EDA vendors lead to improved design flow interoperability no matter what platform FloorDirector users are starting from. 

Visit Teklatech in booth #1305 at DAC in San Diego, June 5-9, 2011.Attend the DAC User Track, session 6U.16:“Automating RF Noise Reduction in a Mobile Application” (Toshiba / Teklatech). Wednesday, June 8, 2011, 1:00 PM — 2:00 PM, outside room 33ABC

About Teklatech

A technology visionary and industry pioneer, Teklatech provides targeted IC design automationsolutions to the semiconductor industry. With innovations in early stage dynamic power optimization techniques to improve dynamic power integrity and to reduce EMI and substrate noise, Teklatech is focused on  helping its customers  meet the stringent demands of nextgeneration semiconductor products. Teklatech’s patented technologies enable  semiconductor companies to achieve faster and less expensive backend  design  convergence, eliminate costly silicon re-spins and achieve much improved time-to-market of smaller, more robust, more profitable products that exploit the full potential of semiconductor technologies.

Teklatech is a privately held company located at Borgergade 20, DK-1300 Copenhagen, Denmark, with  commercial and technical representatives in USA, Japan and Europe. More details can be found at www.teklatech.com

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
18,127 views