editor's blog
Subscribe Now

A Navigation Demo

We’ve talked before about indoor and pedestrian navigation and the challenges they pose. As part of the ongoing industry effort to crack that nut, Movea recently announced a demonstration of their indoor navigation skills in France and South Korea. I was trying to parse their announcement carefully to catch the nuances of what they were claiming.

First of all, they claim that this is a “first,” but I think the key qualifier is that this is the first time their capability has been proven in a manner optimized for cellphones.

Second, at times it sounds like this was strictly a dead-reckoning solution, at times not. To be clear, this was a dead-reckoning-plus-map-matching (data fusion) solution. Specifically missing was the use of WiFi or other signals to be used as beacons. It was sensors and maps only.

Third, they mentioned collaboration with SCNF in France (the local rail operator) and a subsidiary of SK Telecom in South Korea. The latter in particular made me wonder whether this solution somehow required the participation of third parties (something I’ll address more fully in a piece tomorrow). The answer is that, fundamentally, no, no third-party involvement is required. What they got from these guys was maps of the train stations. This was the data for the data fusion component. At some point, all such facilities will have been mapped (and Google will probably have the maps), but that’s not the case yet.

So, rounding it out then, Movea demonstrated their platform, optimized for cellphones, which combines dead reckoning and map matching, by having people successfully navigate through busy train stations using their solution. Sounds like a pretty good result. You can get more info in their release.

Leave a Reply

featured blogs
May 24, 2022
Today is going to be my monthly update. This normally runs on the last Friday of the month, but that's a Cadence Global Recharge Day, so we will all be off. For various other reasons, I need to... ...
May 20, 2022
I'm very happy with my new OMTech 40W CO2 laser engraver/cutter, but only because the folks from Makers Local 256 helped me get it up and running....
May 19, 2022
Learn about the AI chip design breakthroughs and case studies discussed at SNUG Silicon Valley 2022, including autonomous PPA optimization using DSO.ai. The post Key Highlights from SNUG 2022: AI Is Fast Forwarding Chip Design appeared first on From Silicon To Software....
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...

featured video

EdgeQ Creates Big Connections with a Small Chip

Sponsored by Cadence Design Systems

Find out how EdgeQ delivered the world’s first 5G base station on a chip using Cadence’s logic simulation, digital implementation, timing and power signoff, synthesis, and physical verification signoff tools.

Click here for more information

featured paper

Intel Agilex FPGAs Deliver Game-Changing Flexibility & Agility for the Data-Centric World

Sponsored by Intel

The new Intel® Agilex™ FPGA is more than the latest programmable logic offering—it brings together revolutionary innovation in multiple areas of Intel technology leadership to create new opportunities to derive value and meaning from this transformation from edge to data center. Want to know more? Start with this white paper.

Click to read more

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon