editor's blog
Subscribe Now

Laying n-Type Epi

Dopants used to be there just for their doping. But stress is now an important aspect as well, which means the dopant atoms must be sized appropriately as compared to their silicon hosts. This has worked for p-type, where compressive stress is desired. Germanium, which is larger than silicon, compresses the silicon, increasing hole mobility.

n-type should be the reverse: tensile stress is needed, meaning smaller dopant atoms. Phosphorus and carbon are both smaller and can work. Sounds simple, right?

Well, apparently not so. The n-type dopants have a tendency to migrate, and so far increased border security hasn’t worked. OK, kidding. About the security, that is. The migration has remained to be solved.

At Semicon West, Applied Materials announced that they had found a way to create a stable n-type epi layer. How do they manage it, you ask? Keep asking… they’re not telling. There was a mention of millisecond anneals helping to tweak any vagabonds before they get too far. And whatever they do sets up a strict thermal budget, although not so low that it affects the back-end interconnect processing.

Details aside, if this is all working as promised, then we have more control over how to optimize the performance of n- and p-type devices. You can read more in their release.

Leave a Reply

featured blogs
Jan 18, 2021
The DIY electronics portion AliExpress website can be a time-sink for the unwary because one tempting project leads to another....
Jan 17, 2021
https://youtu.be/mKoW8ji9_g8 Made in my kitchen (camera Ziyue Zhang) Monday: Young People Program at DATE 2021 Tuesday: IEDM Opening Keynote Wednesday: Cadence/Arm Event on Optimizing High-End Arm... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 14, 2021
Learn how electronic design automation (EDA) tools & silicon-proven IP enable today's most influential smart tech, including ADAS, 5G, IoT, and Cloud services. The post 5 Key Innovations that Are Making Everything Smarter appeared first on From Silicon To Software....
Jan 13, 2021
Testing is the final step of any manufacturing process, and arguably the most important, and yet it can often be overlooked.  Releasing a poorly tested product onto the market has destroyed more than one reputation for quality, and this is even more important in an age when ...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

featured chalk talk

Time Sensitive Networking for Industrial Automation

Sponsored by Mouser Electronics and Intel

In control applications with strict deterministic requirements, such as those found in automotive and industrial domains, Time Sensitive Networking offers a way to send time-critical traffic over a standard Ethernet infrastructure. This enables the convergence of all traffic classes and multiple applications in one network. In this episode of Chalk Talk, Amelia Dalton chats with Josh Levine of Intel and Patrick Loschmidt of TTTech about standards, specifications, and capabilities of time-sensitive networking (TSN).

Click here for more information about Intel Cyclone® V FPGAs