editor's blog
Subscribe Now

Laying n-Type Epi

Dopants used to be there just for their doping. But stress is now an important aspect as well, which means the dopant atoms must be sized appropriately as compared to their silicon hosts. This has worked for p-type, where compressive stress is desired. Germanium, which is larger than silicon, compresses the silicon, increasing hole mobility.

n-type should be the reverse: tensile stress is needed, meaning smaller dopant atoms. Phosphorus and carbon are both smaller and can work. Sounds simple, right?

Well, apparently not so. The n-type dopants have a tendency to migrate, and so far increased border security hasn’t worked. OK, kidding. About the security, that is. The migration has remained to be solved.

At Semicon West, Applied Materials announced that they had found a way to create a stable n-type epi layer. How do they manage it, you ask? Keep asking… they’re not telling. There was a mention of millisecond anneals helping to tweak any vagabonds before they get too far. And whatever they do sets up a strict thermal budget, although not so low that it affects the back-end interconnect processing.

Details aside, if this is all working as promised, then we have more control over how to optimize the performance of n- and p-type devices. You can read more in their release.

Leave a Reply

featured blogs
Jun 30, 2020
“The customer is always right!” Anyone in customer service knows that motto. Pioneering businessmen César Ritz, Marshall Field, Harry Gordon Selfridge and others championed similar mantras throughout their careers. Today, Samtec lives and breathes Sudden Servic...
Jun 26, 2020
Oscar Vermeulen has been able to replicate the functionality of a classic PDP-11/70 using a mega-cool front panel with a Raspberry Pi as the computing engine....
Jun 26, 2020
[From the last episode: We looked at the common machine-vision application and its primary .] We'€™ve seen that vision is a common AI these days, and we'€™ve also talked about the fact that our current spate of neural networks are not neuromorphic '€“ that is, they'€™...

Featured Video

Product Update: Advances in DesignWare Die-to-Die PHY IP

Sponsored by Synopsys

Hear the latest about Synopsys' DesignWare Die-to-Die PHY IP for SerDes-based 112G USR/XSR and parallel-based HBI interfaces. The IP, available in advanced FinFET processes, addresses the power, bandwidth, and latency requirements of high-performance computing SoCs targeting hyperscale data center, AI, and networking applications.

Click here for more information about DesignWare Die-to-Die PHY IP Solutions

Featured Paper

Lost in Transmission: Solving Common Issues in High-Speed Design

Sponsored by EMA Design Automation

The more complex a PCB design the higher chances of running into high-speed design issues. This ebook teaches root causes to common noise and timing issues and how to prevent them.

Click here to download the whitepaper

Featured Chalk Talk

RF Interconnect for Wireless Applications

Sponsored by Mouser Electronics and Amphenol RF

The 5G revolution puts daunting demands on antenna technology. With massive MIMO and mm wave, 5g opens a whole new era in antenna solutions. In this episode of Chalk Talk, Amelia Dalton chats with Owen Barthelmes and Kelly Freeman of Amphenol RF about 5G antenna technology, and how Amphenol RF’s HD-EFI connector solution can help you with your next 5G design.

Click here for more info about Amphenol RF 5G Wireless Connectors