editor's blog
Subscribe Now

Germanium at IEDM

There’s lots of interest in using germanium in pFETs to improve the symmetry between n- and p-channel devices in a CMOS inverter.  But integrating it with silicon has been challenging; at the very least, defects at the lattice interfaces have posed a significant barrier to progress.

Amongst the papers at IEDM, a couple featured ways of integrating Ge – literally – and confining defects.

A team from IBM, ST, Globalfoundries, Renesas, and Soitec devised a way of creating a uniform SiGe channel in a PMOS device on an extremely-thin SOI (ETSOI) wafer. This required moving to an isolation-last approach to avoid artifacts at the edges of the p-channel devices that would make performance layout-dependent. Instead, they blanketed the whole wafer with SiGe and selectively etched away the unneeded portions, leaving a layer of SiGe over the Si where the p-type channel was going to be. They then performed a “condensation” step – high-temperature oxidation that pushes the germanium from the SiGe layer into the silicon below it while oxidizing the silicon from the SiGe layer. Wide devices benefited from biaxial stress; narrow devices benefited even more from relaxation of perpendicular strain near the edges. In addition, back-gating can be used to modulate VT for greater design flexibility. The only downside was leakage that was still acceptable, but higher than pure silicon.

The result was the fastest ring oscillator yet reported: 11.2 ps/stage at 0.7 V.

Meanwhile, TSMC was dealing with the defects created by simply attempting to grow germanium on silicon epitaxially. Ordinarily, this creates threads of dislocations that migrate up through the entire grown layer, making it unsuitable for active use. But they found that if they grow the germanium after isolation and if the feature being grown is taller than it is wide (aspect ratio > ~1.4), then those threads stop propagating up when they hit the sidewall. This leaves a fin with a damaged bottom, but with a pristine upper portion that can be used as a channel. They refer to this as Aspect Ratio Trapping (ART). They claim it’s the first successful integration of pure germanium onto a FinFET platform, yielding excellent subthreshold characteristics, high performance, and good control of short-channel effects.

If you have the proceedings, the ETSOI paper is #18.1; the TSMC paper is #23.5.

Leave a Reply

featured blogs
Sep 22, 2021
'μWaveRiders' 是ä¸ç³»åˆ—æ—¨å¨æŽ¢è®¨ Cadence AWR RF 产品的博客,按æˆæ›´æ–°ï¼Œå…¶å†…容涵盖 Cadence AWR Design Environment æ新的核心功能,专题视频ï¼...
Sep 22, 2021
3753 Cruithne is a Q-type, Aten asteroid in orbit around the Sun in 1:1 orbital resonance with the Earth, thereby making it a co-orbital object....
Sep 21, 2021
Learn how our high-performance FPGA prototyping tools enable RTL debug for chip validation teams, eliminating simulation/emulation during hardware debugging. The post High Debug Productivity Is the FPGA Prototyping Game Changer: Part 1 appeared first on From Silicon To Softw...
Aug 5, 2021
Megh Computing's Video Analytics Solution (VAS) portfolio implements a flexible and scalable video analytics pipeline consisting of the following elements: Video Ingestion Video Transformation Object Detection and Inference Video Analytics Visualization   Because Megh's ...

featured video

Silicon Lifecycle Management Paradigm Shift

Sponsored by Synopsys

An end-to-end platform solution, Silicon Lifecycle Management leverages existing, mature, world-class technologies within Synopsys. This exciting new concept will revolutionize the semiconductor industry and how we manage silicon design. For the first time, designers can look inside silicon chip devices from the moment the design is created to the point at which they end their life.

Click here to learn more about Silicon Lifecycle Management

featured paper

Choose a high CMTI gate driver that cuts your SiC switch dead-time

Sponsored by Maxim Integrated (now part of Analog Devices)

As GaN and SiC FETs begin to replace MOSFET and IGBT technologies in power switching applications, this Maxim paper discusses the key considerations when selecting an isolated gate driver. The paper explains the importance of CMTI and propagation delay skew and presents an isolated gate driver IC ideal for use with these new power transistors.

Click to read more

featured chalk talk

FPGAs Advance Data Acceleration in the Digital Transformation Age

Sponsored by Achronix

Acceleration is becoming a critical technology for today’s data-intensive world. Conventional processors cannot keep up with the demands of AI and other performance-intensive workloads, and engineering teams are looking to acceleration technologies for leverage against the deluge of data. In this episode of Chalk Talk, Amelia Dalton chats with Tom Spencer of Achronix about the current revolution in acceleration technology, and about specific solutions from Achronix that take advantage of leading-edge FPGAs, design IP, and even plug-and-play accelerator cards to address a wide range of challenges.

Click here for more information