editor's blog
Subscribe Now

Working Forward

You may recall that Vennsa’s OnPoint tool takes the results of verification and helps identify errors and possible causes. The tool’s early focus was on identifying suspect issues and letting you work from there.

Last year around DAC time, we noted that they took things a step further to suggest possible fixes (but you had to confirm whether they truly were fixes) and to do a better job of triage, clumping together things that might have a common cause.

But this is all reflected the backwards tracing that is typical of debug: find an issue and work back to possible causes. This is as opposed to forward debug, which, in its worst manifestation, consists of guessing at places to make changes and following the changes forward to see if they fix things. Couched in those terms, the forward approach sounds more like an act of desperation.

This year they have improved their “causality engine” to the point where you can start with proposed fixes and see the chain of logic from each proposed fix to the now-corrected problem point that demonstrates that the fix works. You can work forwards, except that now the specific locations of fixes and the values that fix them are provided by OnPoint rather than by a wish and a prayer.

It’s important to note that the “fixes” proposed aren’t circuit fixes; they’re just logic values (and times, in the case of state machines and such) that will remove the offending behavior. You still need to come up with a circuit change to implement the fix and then simulate it to ensure that you haven’t created a problem for yourself anywhere else.

One of the benefits of this is that the verification folks can now save the design folks lots of debug time. Before, a block might get handed back to a designers saying, “There’s a problem; here’s the test that failed.” Now that information can be accompanied by, “And here are a series of solutions from which you can choose.” Makes for much friendlier interactions.

You can find out more in their release.

 

Leave a Reply

featured blogs
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 29, 2022
Smart manufacturing '“ the use of nascent technology within the industrial Internet of things (IIoT) to address traditional manufacturing challenges '“ is leading a supply chain revolution, resulting in smart, connected, and intelligent environments, capable of self-operati...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

Expanding SiliconMAX SLM to In-Field

Sponsored by Synopsys

In order to keep up with the rigorous pace of today’s electronic designs, we must have visibility into each step of our IC design lifecycle including debug, bring up and in-field operation. In this episode of Chalk Talk, Amelia Dalton chats with Steve Pateras from Synopsys about in-field infrastructure for silicon lifecycle management, the role that edge analytics play when it comes to in-field optimization, and how cloud analytics, runtime agents and SiliconMAX sensor analytics can provide you more information than ever before for the lifecycle of your IC design.

Click here for more information about SiliconMAX Silicon Lifecycle Management