editor's blog
Subscribe Now

MEMS over Copper

You may recall that there are various ways to approach CMOS-compatible MEMS. The one that yields the smallest die area is the CMOS-first process, where the CMOS circuits are built and then the MEMS layers are added afterwards. Done properly, it means the MEMS portions can be built right on top of the circuitry – this is, of course, what provides the space savings.

Imec has been doing a lot of work in this space, and in our earlier article, we pointed to their preference for poly-SiGe as a material for proof masses and such. But they had only tried building structures over older aluminum metallization layers.

More aggressive processes use copper metal, and so imec did a demonstration project to prove this out. Specifically, they built a piezoresistive pressure sensor over its readout circuitry, which used copper interconnect.

Bottom line: it worked. This presumably demonstrates that CMOS-first MEMS can smoothly transition over the aluminum-to-copper change at advanced nodes.

More detail in their release

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

IoT Data Analysis at the Edge
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Jun 28, 2023
34,121 views