editor's blog
Subscribe Now

MEMS over Copper

You may recall that there are various ways to approach CMOS-compatible MEMS. The one that yields the smallest die area is the CMOS-first process, where the CMOS circuits are built and then the MEMS layers are added afterwards. Done properly, it means the MEMS portions can be built right on top of the circuitry – this is, of course, what provides the space savings.

Imec has been doing a lot of work in this space, and in our earlier article, we pointed to their preference for poly-SiGe as a material for proof masses and such. But they had only tried building structures over older aluminum metallization layers.

More aggressive processes use copper metal, and so imec did a demonstration project to prove this out. Specifically, they built a piezoresistive pressure sensor over its readout circuitry, which used copper interconnect.

Bottom line: it worked. This presumably demonstrates that CMOS-first MEMS can smoothly transition over the aluminum-to-copper change at advanced nodes.

More detail in their release

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

featured video

Product Update: What’s Hot in DesignWare® IP for PCIe® 5.0

Sponsored by Synopsys

Get the latest update on Synopsys' DesignWare Controller and PHY IP for PCIe 5.0 and how the low-latency, compact, power-efficient, and silicon-proven solution can enable your SoCs while reducing risk.

Click here for more information about DesignWare IP Solutions for PCI Express

Featured Paper

Cryptography: A Closer Look at the Algorithms

Sponsored by Maxim Integrated

Get more details about how cryptographic algorithms are implemented and how an asymmetric key algorithm can be used to exchange a shared private key.

Click here to download the whitepaper

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs