editor's blog
Subscribe Now

Take it Outside

As flexible as FPGAs are, you would think that you could stuff debug logic in there to probe around the internals and figure out what’s going on when you’ve got a problem.

And, if you’ve been paying attention, you’d say, “Yeah, Altera’s SignalTap and Xilinx’s ChipScope have been doing that for years.”

Well, Springsoft has just announced a ProbeLink product that sounds remarkably similar. What’s different?

The primary low-level differences are the following:

–          The trace data is stored off-chip on their board. This means it doesn’t use up on-chip memory to store traces, and you can store much more data.

–          The control is on their card, not inside the FPGA, also freeing up FPGA logic.

–          You can do multiple FPGAs: the SignalTap and ChipScope solutions only work on a single FPGA.

The idea is to be able to do more debug more quickly. Assuming your prototype covers more than one FPGA, it’s really slow to have to recompile the whole design for each different debug test you want to do. ProbeLink provides access to thousands of signals with no recompiles.

One of the ways it does this is by using a 100-MHz sampling clock (as long as the prototype system clock is less than 50 MHz) and does time-domain-multiplexing of signals on a sixteen-pin interface: the signals are actually traversing the cable at 800 MHz.

They’re also taking advantage of Xilinx’s ECO capability to let you probe different signals without completely recompiling.

Which brings up one point: at this time, they only support Xilinx. Altera support will be out soon, but the ECO thing is something they’re only “in discussion” about with Altera. So, for the time being, that’s a Xilinx-specific feature.

ProbeLink is tightly integrated with Verdi for visualizing the results.

More details in their release

Leave a Reply

featured blogs
Jan 31, 2023
At CadenceLIVE Europe last year, Ludwig Nordstrom of AWS presented Scaling to 1 Million+ Core to Reduce Time to Results, with up to 90% Discount on Compute Costs . I think that there are currently two trends in EDA infrastructure that cut across almost all design tools. They ...
Jan 30, 2023
By Hossam Sarhan Work smarter, not harder. Isn't that what everyone is always telling you? Of course, it's excellent advice,… ...
Jan 24, 2023
We explain embedded magnetoresistive random access memory (eMRAM) and its low-power SoC design applications as a non-volatile memory alternative to SRAM & Flash. The post Why Embedded MRAMs Are the Future for Advanced-Node SoCs appeared first on From Silicon To Software...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....

featured video

Synopsys 224G & 112G Ethernet PHY IP OIF Interop at ECOC 2022

Sponsored by Synopsys

This Featured Video shows four demonstrations of the Synopsys 224G and 112G Ethernet PHY IP long and medium reach performance, interoperating with third-party channels and SerDes.

Learn More

Featured Chalk Talk

Direct Drive: Getting More Juice from Your JFET

Sponsored by Mouser Electronics and UnitedSiC

In this episode of Chalk Talk, Jonathan Dodge from UnitedSiC (now part of Qorvo) and Amelia Dalton discuss how you can take full advantage of silicon carbide JFET transistors. They delve into the details of these innovative transistors including what their capacitances look like, how you can control their speed and how you can combine the benefits of a cascode and a directly driven JFET in your next design.

Click here for more information about UnitedSiC UF4C/SC 1200V Gen 4 SiC FETs