editor's blog
Subscribe Now

Take it Outside

As flexible as FPGAs are, you would think that you could stuff debug logic in there to probe around the internals and figure out what’s going on when you’ve got a problem.

And, if you’ve been paying attention, you’d say, “Yeah, Altera’s SignalTap and Xilinx’s ChipScope have been doing that for years.”

Well, Springsoft has just announced a ProbeLink product that sounds remarkably similar. What’s different?

The primary low-level differences are the following:

–          The trace data is stored off-chip on their board. This means it doesn’t use up on-chip memory to store traces, and you can store much more data.

–          The control is on their card, not inside the FPGA, also freeing up FPGA logic.

–          You can do multiple FPGAs: the SignalTap and ChipScope solutions only work on a single FPGA.

The idea is to be able to do more debug more quickly. Assuming your prototype covers more than one FPGA, it’s really slow to have to recompile the whole design for each different debug test you want to do. ProbeLink provides access to thousands of signals with no recompiles.

One of the ways it does this is by using a 100-MHz sampling clock (as long as the prototype system clock is less than 50 MHz) and does time-domain-multiplexing of signals on a sixteen-pin interface: the signals are actually traversing the cable at 800 MHz.

They’re also taking advantage of Xilinx’s ECO capability to let you probe different signals without completely recompiling.

Which brings up one point: at this time, they only support Xilinx. Altera support will be out soon, but the ECO thing is something they’re only “in discussion” about with Altera. So, for the time being, that’s a Xilinx-specific feature.

ProbeLink is tightly integrated with Verdi for visualizing the results.

More details in their release

Leave a Reply

featured blogs
Jun 6, 2023
Learn about our PVT Monitor IP, a key component of our SLM chip monitoring solutions, which successfully taped out on TSMC's N5 and N3E processes. The post Synopsys Tapes Out SLM PVT Monitor IP on TSMC N5 and N3E Processes appeared first on New Horizons for Chip Design....
Jun 6, 2023
At this year's DesignCon, Meta held a session on '˜PowerTree-Based PDN Analysis, Correlation, and Signoff for MR/AR Systems.' Presented by Kundan Chand and Grace Yu from Meta, they talked about power integrity (PI) analysis using Sigrity Aurora and Power Integrity tools such...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Shift-left with Power Emulation Using Real Workloads

Sponsored by Synopsys

Increasing software content and larger chips are demanding pre-silicon power for real-life workloads. Synopsys profile, analyze, and signoff emulation power steps to identify and analyze interesting stimulus from seconds of silicon runtime are discussed.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Analog in a Digital World: TRIMPOT® Trimming Potentiometers
Sponsored by Mouser Electronics and Bourns
Trimmer potentiometers are a great way to fine tune the output of an analog circuit and can be found used in a wide variety of applications. In this episode of Chalk Talk, Patricia Moorman from Bourns and Amelia Dalton break down the what, where, how, and why of trimpots and the benefits that Bourns trimpots can bring to your next design.
Feb 2, 2023
15,857 views