editor's blog
Subscribe Now

28-nm NVM Lives

A couple years ago we looked at the possibility that non-volatile memory (NVM) might have a limited future. Given that the main physical mechanism of concern at the time was floating gate leakage through excessive tunneling, it certainly seems to give an edge to the one-time programmable (OTP) guys when it comes to migration to advanced nodes. They use anti-fuses instead of floating gates, and so aren’t limited by tunneling through ultra-thin oxide.

Last week Kilopass announced that they had a successful test chip using TSMC’s 28-nm process with high-κ metal gates. The process wasn’t altered in any way to implement the NVM cells. They also claim to have demonstrated scalability to 22 nm, and Kilpass’s Linh Hong says they’re in “very very early development” of 20-nm cells.

This is the world’s first 28-nm NVM cell, so, coupled with the projections going forward, it would look like there’s no premature end to this particular technology.

The release has more details…

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadenceā€™s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsysā€™ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for todayā€™s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,777 views