HLS is the New Black

Cadence Stratus Ushers In a New Era

by Kevin Morris

It’s been more than twenty years since I started working on high-level synthesis (HLS). You might say I’ve studied the topic a lot. For most of those two-plus decades, HLS has been widely considered the “design methodology of the future.” And there are those who have held onto the belief that it always will be.

For those of you not in tune with the terms, high-level synthesis is the automatic creation of hardware architectures from behavioral descriptions. At first, HLS was known as “behavioral synthesis.” But, after some early bad experiences, the EDA industry quietly shifted the name over to HLS - hoping that nobody would notice or have episodes of PTSD when confronted with the idea.  Read More

latest news

March 26, 2015

Pentek Introduces Dual Channel Adaptive IF Relay XMC for Commercial and Military Communications

March 25, 2015

100V Micropower Voltage Monitors Provide 1.4% Measurement Accuracy for High Voltage Designs

New Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors by 5X

March 24, 2015

60V/4A & 36V/8A Buck-Boost µModule Regulators In 15mm x 15mm BGA Package

Altera and Eutecus Single-chip, FPGA-based Solutions “See” and Provide Intelligent Vision for Smart Cities

Silicon Labs and Digi-Key Challenge Developer Innovation With “Your IoT” Design Competition

March 19, 2015

Xilinx Announces Availability of 100G RS-FEC IP for Data Center, Service Provider, and Enterprise Applications

March 18, 2015

Intersil Announces Industry’s First Fully Encapsulated 50A Digital Power Module

Mouser and Analog Devices Sponsor "Create the Future" Design Contest for Engineers

March 17, 2015

Cadence and Intel Collaborate to Release 14nm Library Characterization Reference Flow for Customers of Intel Custom Foundry

28V Low Loss PowerPath Controller with Low 20mV Forward Voltage Now Offered in High Reliability & Military Temperature Grades

Synopsys Enables Continuous Debug Innovation with More Than 200 VC Apps Now Available on the Verdi Platform

March 16, 2015

Baikal Electronics Selects Synopsys Solutions to Accelerate the Design and Verification of Their Advanced SoCs

TI makes digital power control design simple with the Digital Power BoosterPack and powerSUITE

March 13, 2015

Synopsys Galaxy Design Platform Enables 90 Percent of Volume-Production FinFET Designs

FPGA News Archive

Software Defines Everything

Xilinx Announces SDSoC

by Kevin Morris

Safety 'n' Security

The Next Big Thing?

by Dick Selwood

Taking the FPGA Pulse

Who Does What and With What?

by Dick Selwood

Plunify’s FPGA Proof Point

Putting Your Tools Where Your Mouth Is

by Kevin Morris

In It to Win It

Achronix Takes Speedster to Production Prime Time

by Amelia Dalton

FPGA Article Archive


Editors' Blog

Multicore Microcontrollers for IoT and audio

posted by Dick Selwood

XMOS has launched two new families of the xCORE processor, one for the IoT and the other for audio. (23-Mar)

On the Scene: Almost-Instant Semi Quotes with eSilicon

posted by Amelia Dalton

Good night red tape. Online Semi quotes made easy with eSilicon (8-Dec)

QuickLogic’s Next Sensor Hub Rev

posted by Bryon Moyer

QuickLogic released a new version of their ArcticLink 3 sensor hub (7-Oct)

QuickLogic Goes Wearable

posted by Bryon Moyer

QuickLogic has announced a wearable version of their sensor hub technology. How much does it differ from what we’ve seen in the past from them? (24-Jul)

Improved FPGA Tool Results

posted by Bryon Moyer

Plunify tries to get the best out of FPGA design tools (21-Jul)

FPGA Editors' Blog Archive



TI MCU Goes 32-Bit

Posted on 03/25/15 at 9:31 PM by richw42

It's not obvious to me that the free MSPWare includes everything needed, such as a compiler. Why else would it be posed as a component of CCS?

HLS is the New Black

Posted on 03/25/15 at 11:57 AM by TotallyLost

It's been nearly 20 years down this path, nice to see it realized productively with broad acceptance for large projects

It wasn't even 10 years ago while our team was doing FpgaC, that lead companies like Xilinx were openly rude and hostile to the con…

HLS is the New Black

Posted on 03/25/15 at 4:15 AM by dysonwilkes

Nice overview Kevin.

I often wonder if an HLS flow would be able to produce an implementation that has run-time flexibility. Maybe this is a system-level architecture issue: i.e. you compose sets of blocks implemented by HLS and orchestrate them with …

Programming Dark Matter

Posted on 03/24/15 at 10:56 AM by Jim Turley

Jim Turley
Hmm. Tricky. There are separate TLBs for each CPU core in a multicore chip, even though those same cores share some other MMU resources. That could, theoretically, allow a separate path into the "encrypted" memory through a twin core inside the same chip.

FPGA Forum Archive

FaceBook_32x32.png  Twitter_32x32.png  Feed_32x32.png  

subscribe to our fpga newsletter

FPGA On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register