Xilinx Gets All Arty

Oh, and Ships Their First 16nm Fin-FET Zynq Device

by Kevin Morris

Sure, the announcement that Xilinx is now “shipping” their first 16nm FinFET-based super-amazing Zynq UltraScale+ All Programmable MPSoCs is kinda’ a big deal. Zynq UltraScale+ is unquestionably the most capable SoC we’ve ever seen, and it is difficult to even imagine the game-changing applications that will be built with this device.

Just as a refresher, Zynq UltraScale+ is a multi-core heterogeneous computing device that includes quad-core, 64-bit, ARM Cortex-A53s, dual-core Cortex-R5 real-time processors, a Mali-400MP graphics processor, enormous amounts of advanced FPGA fabric, a hardened H.265/264 codec unit, an “Advanced Dynamic Power Management Unit” for ASIC/ASSP-grade application power management, a configuration security unit to help lock down your design, forward-looking DDR4/LPDDR4 memory interface support, and copious amounts of on-chip ultra-high-speed “UltraRAM” for buffering and so forth.  Read More

latest news

October 07, 2015

SiTime’s High-performance Oscillators Provide Timing for Lattice Semiconductor FPGA Development Boards

Avnet Introduces PicoZed Software-Defined Radio SOM

October 06, 2015

30V MOSFET from Diodes Incorporated Enables Rapid and Safe Discharge of Bulk Capacitors on FPGA Power Rails

October 02, 2015

Energy Monitoring Hot Swap Controller Enables 100A Board Designs

September 30, 2015

15Msps, 18-Bit No Latency SAR ADC Provides 20dB SNR Improvement over Pipelined ADCs

Avnet Introduces New “ARTY” Xilinx Artix-7 35T FPGA Evaluation Kit

September 24, 2015

Precision Differential Amplifier Drives 20-Bit ADCs Consuming Less than 2mA

September 22, 2015

50mA Synchronous Buck-Boost DC/DC Converter with Integrated Coulomb Counter Consumes Only 680nA of Quiescent Current

September 21, 2015

1.5A Negative LDO+ Offers Rail-to-Rail Operation, Programmable Current Limit & Output Current Monitor

September 18, 2015

KEMET Introduces Engineering Center

September 17, 2015

Avnet Offers New SmartFusion2 KickStart Development Kit for Applications Requiring Highest Levels of Design and Data Security

September 16, 2015

Synopsys' New HAPS-80 FPGA-Based Prototyping Solution Delivers Up to 100 MHz System Performance

September 15, 2015

Dual, Low Noise Bias Generators in 3mm x 5mm QFN Offer Ultralow Noise and Ripple for Sensitive Circuit Applications

September 14, 2015

1A, 2MHz, 60V Boost/SEPIC/Inverting DC/DC Converter with IQ= 6µA

Altera Launches Worldwide SoC FPGA Developers Forums

FPGA News Archive

Engineering Conspiracy

Volkswagen and Beyond

by Kevin Morris

Prototyping the Next Generation

Synopsys Introduces HAPS-80

by Kevin Morris

Problem Personality

One Strategy Does Not Fit All

by Kevin Morris

(Almost) Like FPGAs, Only Better

eASIC Chips Break the Mold

by Kevin Morris


Lost in the Security Labyrinth

by Kevin Morris

FPGA Article Archive


Editors' Blog

QuickLogic Goes Full SoC for Sensors

posted by Bryon Moyer

QuickLogic has announced a new device that builds on ArcticLink, intended to act as the always-on manager for phones and wearables. (30-Jul)

Rumors Intel Altera Deal is Close

posted by Kevin Morris

The NY Post reported today that sources told them that an Intel/Altera deal was close, and could be done by the end of next week. At the same time, we are hearing from multiple Altera customers who are opposed to the deal. (28-May)

Intel/Altera Agreement (Partially) Tells the Tale

posted by Kevin Morris

We did a lot of speculation in our recent articles about the rumored Intel bid to buy Altera. One of the areas of most intense speculation was the 2013 agreement the two companies signed - for Intel to manufacture 14nm FPGAs for Altera. More than two years after that deal was signed, Intel is rumored to be making an offer to buy Altera for upwards (maybe far upwards) of $10B. But, is the existing 2013 agreement potentially weakening Intel’s bargaining position? (4-May)

Intel Altera Deal Off?

posted by Kevin Morris

Multiple financial news sources are reporting today that talks between Intel and Altera have ended... (9-Apr)

Requirements Modeling and Simulation

posted by Bryon Moyer

Argosim’s new STIMULUS tool is intended to make sure requirements are solid before someone starts building from them. (2-Apr)

FPGA Editors' Blog Archive



Engineering Conspiracy

Posted on 10/08/15 at 8:04 AM by Dick Selwood

Dick Selwood
A couple of thoughts

1) VW doesn't employ firmware guys to game the ECU. They buy these units, complete with firmware, from suppliers, so the conspiracy spreads beyond VW, to at least one level down of suppliers.

2) This hasn't killed anyone. GM pa…

Engineering Conspiracy

Posted on 10/06/15 at 10:21 AM by JonathanScottRose


Thanks very much for saying this, and the way that you said it! It needs to be said to all engineers, and I will post a link to this for my Engineering students.

Direct Line to the Cloud

Posted on 10/05/15 at 10:31 AM by bmoyer

How do you connect the IT and operational technology (OT) worlds? How do your IoT Things talk to the Cloud?

Engineering Conspiracy

Posted on 10/05/15 at 2:48 AM by GuidoGam

C'mon, it's just another battle in the commercial war that keeps this world running.

Not only: like polluting fuel-guzzling SUVs also this is a creation of EPA and their absurdly strict emission standards.

FPGA Forum Archive

FaceBook_32x32.png  Twitter_32x32.png  Feed_32x32.png  

subscribe to our fpga newsletter

FPGA On Demand Archive

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register