Max 10 Kills the CPLD

Altera Redefines Non-volatile FPGAs

by Kevin Morris

The venerable CPLD (Complex Programmable Logic Device), forefather of today’s flourishing FPGA and programmable logic industry, died peacefully in its sleep last night of natural causes. No memorial services are planned. The CPLD is survived by an incredible array of modern, capable devices that take the concept of programmable hardware to places never envisioned by the stately senior sum-of-products statesman.

If you visit the Wikipedia page for “CPLD” you will find a picture of an Altera MAX device (EPM7128), a 2,500 gate-equivalent, 128 macrocell “second generation” CPLD (or “EPLD” as the company was spinning it in those days) which, according to the datasheet, was capable of implementing “complete system-level designs.” That is, of course, if you were designing a “system” that could be implemented in well under 2,500 gates, was all digital, and had a 2-digit number of IOs.  Read More


latest news

September 30, 2014

TSMC and Synopsys Accelerate Custom Design Productivity for 16FF+ Process

Synopsys Announces New Additions to Liberty to Significantly Speed up Timing Closure

September 29, 2014

Microsemi Expands Customer Application Design Opportunities by Introducing SmartFusion2 Advanced Development Kit with Largest Density 150K LE Device

S2C Announces AXI-4 Prototype Ready Quick Start Kit

September 23, 2014

Develop Designs Faster with the Unique Pmod™ Adapter for Arduino® Platforms

Synopsys Unveils Verification Continuum to Enable Next Wave of Industry Innovation in Software Bring-Up for Complex SoCs

0V to 100V, 1% Accurate Energy Monitor Bias 12 Bit Output

September 22, 2014

Altera and Baidu Collaborate on FPGA-based Acceleration for Cloud Data Centers

Avnet Embedded Boosts Storage Offering in Americas with EchoStreams Innovative Solutions

September 19, 2014

4DSP Delivers High-Performance A/D-D/A in a Stackable Format with the FMC144

September 18, 2014

Avnet Electronics Marketing 2014 X-fest Technical Series Off to Strong Start

You'll Be Shocked by the New Mouser Electronics High Voltage Technology Site

September 17, 2014

Open-Silicon Speeds and Simplifies ASIC Development for 100G Networks

September 15, 2014

Altera FPGAs Enable Dolby Vision for Ultra-HD TVs

Adeneo Embedded Provides Software Support and Services for Altera ARM-based SoC FPGAs

FPGA News Archive

Expanding EDA

Newer Tools Let You Do More than Just Electronics

by Bryon Moyer

The Four Horsemen

What Does the Future Hold for the Semiconductor Industry?

by Dick Selwood

Makers Conquer the World

From Artisan to Arduino at World Maker Faire

by Kevin Morris

Go-Fast FPGA Design

Helpful Hot-Rodding Hints

by Kevin Morris

Going Vertical

Ecosystem for Interposer-based Design?

by Kevin Morris

FPGA Article Archive

 

Editors' Blog

QuickLogic Goes Wearable

posted by Bryon Moyer

QuickLogic has announced a wearable version of their sensor hub technology. How much does it differ from what we’ve seen in the past from them? (24-Jul)

Improved FPGA Tool Results

posted by Bryon Moyer

Plunify tries to get the best out of FPGA design tools (21-Jul)

On the Scene: Project Ara

posted by Amelia Dalton

The race hasn't yet begun. In fact, we're not even on the starting block, but the rule book for this race - the race to the next major innovative mobile platform (smartphone) has been drafted and teams are starting to assemble. Google's Project Ara, the world's first completely modular smartphone is coming, and the modules will be designed by... YOU! On your mark. Get set. Design! (21-Apr)

Moving Back to Software

posted by Bryon Moyer

TI’s new substation collaboration allows a software solution to replace hardware – the reverse of what typically happens as a market matures. What’s up with that? (9-Apr)

Ban Power Consumption

posted by Bryon Moyer

When you think about it, “power consumption” makes no sense as a concept. This is for those of you that like to choose your words precisely. (26-Mar)

FPGA Editors' Blog Archive

 

forum

Expanding EDA

Posted on 09/30/14 at 10:10 PM by Kev

Given that the EDA guys are a rather non-"Agile" bunch I'm not sure they're going to get much done.

Personally I think you can re-apply a lot of EDA tools aimed at hardware design at parallel software design. Parallel stuff is hard to debug, so formal …

Max 10 Kills the CPLD

Posted on 09/30/14 at 11:38 AM by SteveCasselman

@juergenuk You can buy a development board with the largest part for $50. The smallest part is 25 times smaller and yet is still large enough to fit a NIOS processor and 16 DSP units plus logic left over.

Max 10 Kills the CPLD

Posted on 09/30/14 at 11:10 AM by juergenuk

juergenuk
I am missing where this new Altera series fits price wise. Lattice never went to the biggest - but instead a market not so much served by A and X. I have been selling against A and X - or more positively, finding the right niches for Lattice.
So Lattice …

Expanding EDA

Posted on 09/29/14 at 9:57 AM by bmoyer

bmoyer
What do you think about the cycles of EDA and EDA's expanding scope?

FPGA Forum Archive

FaceBook_32x32.png  Twitter_32x32.png  Feed_32x32.png  

subscribe to our fpga newsletter



FPGA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register