chalk talk
Subscribe Now

Moving Between FPGA and ASIC with High-Level Synthesis

Writing RTL that works smoothly on both FPGA and ASIC implementations is nearly impossible.
But, High-Level Synthesis (HLS) can make technology-independent design a breeze. In this episode of Chalk Talk, Amelia Dalton chats with Stuart Clubb of Mentor’s Catapult team about how to use HLS to accelerate your design flow.

Click here for more information about Catapult® High-Level Synthesis

Leave a Reply

featured blogs
Mar 19, 2018
Occasionally I come across a mishmash of headlines that warrant mention, and these were all reported within the last week! Uber'€™s Autonomous Fail And so it begins. A self-driving Uber car has struck a pedestrian last night, causing the first pedestrian fatality caused by ...
Mar 16, 2018
MICRO RUGGED CONNECTORS Most designers think the smaller the connector, the more fragile and delicate it is.  We don'€™t usually think of micro pitch connectors as being rugged, as being able to handle high mating cycles, or as having robust mechanical strength on the PCB,...
Mar 16, 2018
Executive Insight: Wally Rhines Using thermofluid simulation to optimize liquid cooling of avionics power systems Mentor framework pulls devices into the cloud A Simple Way To Improve Automotive In-System Test The IIoT is Fragmented'€”How Will We Fix It? Executive Insigh...
Mar 5, 2018
Next-generation networking solutions are pushing processing out of the cloud and towards the network'€™s edge. At the same time, processing structures architected around programmable logic provide the ability to make computing much more data-centric. Programmable logic make...