industry news
Subscribe Now

Arteris, EVE Strengthen Partnership to Provide Enhanced Design Flow for Mobile, Wireless SoCs

SUNNYVALE, Calif. –– March 14, 2011 –– Arteris Inc., the leading supplier of network-on-chip (NoC) interconnect intellectual property (IP) solutions and EVE, the leader in hardware/ software co-verification, today announced an integrated solution enabling system-on-chip (SoC) developers to easily generate and use actual SoC register transfer level (RTL) implementations on EVE’s ZeBu-Server emulation platform. 

This integration allows SoC developers to create and ship their products sooner.

Arteris and EVE have worked together to integrate NoC interconnect creation and deployment with hardware emulation.  The design flow allows the interconnect IP for the complete SoC to be assembled in Arteris FlexNoC, where the RTL is generated for input into the EVE Zebu emulation platform.  This flow greatly simplifies architectural exploration and testing, allowing multiple test iterations in a single day using the actual applications that will be run on the final SoC.

This integration work was funded by the European Community in the framework of the FEDER project, where Ecole Nationale Superieure de Techniques Avancees (ENSTA ParisTech), a French institute for engineering education and scientific research, is also a partner.

“The Arteris-EVE integration allows us to easily test the impact of different cache sizes and the number of computing cores on metrics like latency and bandwidth,” said Dr. Woo-hyun Paik, vice president and research fellow of the DIS Group, LG Electronics. “We are able to quickly iterate tests on EVE Zebu while using the exact same NoC interconnect we will use on the finished silicon SoC.”

Dr. Luc Burgun, EVE’s chief executive officer and president, said, “This integration will benefit all our common customers, especially for mobile and wireless SoCs where Arteris FlexNoC is the best sustainable interconnect solution for connecting IPs and where we expect to see lots of changes in terms of design architecture.”

“The Arteris-EVE partnership has opened new directions for architectural analysis because only fast emulation provides the horsepower required to accurately validate multiple design architectures per day,” said K. Charles Janac, president and CEO of Arteris. “This approach perfectly fits our strategy to enable our SoC customers to make the most efficient use of silicon area and power as well as optimize software performance based on actual data traffic information.”

About Arteris

Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.

Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in San Jose, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.

About EVE

EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at nine of the top 10 semiconductor companies.  EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs.  Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators.  EVE is a member of ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs.  Follow EVE on Twitter at www.twitter.com/EVETEAM.  Its United States headquarters are in San Jose, Calif.  Telephone: (408) 457-3200.  Facsimile: (408) 457-3299.  Corporate headquarters are in Palaiseau, France.  Telephone: (33) 1 64.53.27.30.  Fax: (33) 1 64.53.27.40.  Email:  info@eve-team.com.  Website:  www.eve-team.com.

Leave a Reply

featured blogs
Mar 28, 2024
The difference between Olympic glory and missing out on the podium is often measured in mere fractions of a second, highlighting the pivotal role of timing in sports. But what's the chronometric secret to those photo finishes and record-breaking feats? In this comprehens...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
1,840 views