Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.
Cadence Blog – Latest Posts
This Week in CFD
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really...
De-Risking and Accelerating OS Boot for Arm SystemReady SoCs: A Morello Case Study
Booting a commercial operating system (OS) on any SoC is a significant milestone and can require long debug time, software workarounds, and the resultant delays in the delivery of programs if the OS...
DoE INCITE Award for Cadence CFD
We are very excited to be part of a team selected for a Dept. of Energy INCITE Award. The Innovative and Novel Computational Impact on Theory and Experiment program is how the DoE's Office of...
PCIe 6.0 Standard Ratified...and Cadence's Implementation
The big news about PCIe 6.0 is that the specification has been released by the PCI-SIG. I covered some of PCIe 6.0 in my post The History of PCIe: Getting to Version 6 , although a lot of that post...
2021 was famous for some of the worst security issues (accompanied by obligatory picture of bad guy in a black hoodie): The very first blog post of the year covered SolarWinds. See my post The...
Pipistrel Reduces by 6% the Energy Consumption of an Electric Aircraft through Propeller Optimization
Authors: D. Eržen, M. Andre jašič, R. Lapuh, J. Tomažič and Č. Gorup - Pipistrel Vertical Solutions d.o.o., Slovenia T. Kosel – Faculty of Mechanical Engineering, Slovenia The first electric aircraft...
Computational Fluid Dynamics, Software, and Chip Design
There are a lot of commonalities between computational fluid dynamics (CFD), software, and chip design. All of them create a specification of the object of interest, and eventually use that...
My Life at Cadence: Dajana Danilovic
Today’s interview features Dajana Danilovic, an application engineer based near Munich, Germany. In this video, Dajana shares about her pathway to becoming an engineer, as well as the importance of...
Chalk Talks Featuring Cadence
Machine-Learning Optimized Chip Design -- Cadence Design Systems
New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.
Cloud Computing for Electronic Design (Are We There Yet?)
When your project is at crunch time, a shortage of server capacity can bring your schedule to a crawl. But, the rest of the year, having a bunch of extra servers sitting around idle can be extremely expensive. Cloud-based EDA lets you have exactly the compute resources you need, when you need them. In this episode of Chalk Talk, Amelia Dalton chats with Craig Johnson of Cadence Design Systems about Cadence’s cloud-based EDA solutions.
TensorFlow to RTL with High-Level Synthesis
Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats with Dave Apte of Cadence Design Systems about doing AI design with HLS.
Cadence Celsius Thermal Solver
Electrical-thermal co-simulation can dramatically improve the system design process, allowing thermal design adaptation to be done much earlier. The Cadence Celsius Thermal Solver is a complete electrical-thermal co-simulation solution for the full hierarchy of electronic systems from ICs to physical enclosures. In this episode of Chalk Talk, Amelia Dalton chats with CT Kao of Cadence Design Systems about how the Celsius Thermal Solver can help detect and mitigate thermal issues early in the design process.
Featured Content from Cadence
Emulation and Prototyping to Accelerate Your Product Development Process
Validate your most sophisticated SoC designs before silicon and stay on schedule. Full system verification and early software development is possible with Cadence Palladium and Protium Dynamic Duo for IP/SoC verification, hardware and software regressions, full system verification, and early software development.
Design Low-Energy Audio/Voice Capability for Hearables, Wearables & Always-On Devices
Designing an always-on system that needs to conserve battery life? Need to also include hands-free voice control for your users? Watch this video to learn how you can reduce the energy consumption of devices with small batteries and provide a solution for a greener world with the Cadence® Tensilica® HiFi 1 DSP family.
Integrity 3D-IC: Industry’s First Fully Integrated 3D-IC Platform
3D stacking of ICs is emerging as a preferred solution for chip designers facing a slowdown in Moore’s Law and the rising costs of advanced nodes. However, chip stacking creates new complexities, with extra considerations required for the mechanical, electrical, and thermal aspects of the whole stacked system. Watch this video for an overview of Cadence® Integrity™ 3D-IC, a comprehensive platform for 3D planning, implementation, and system analysis, enabling system-driven PPA for multi-chiplet designs.
3D-IC Design Challenges and Requirements
3D-ICs are expected to have a broad impact on networking, graphics, AI/ML, and high-performance computing. While there’s interest in 3D-ICs, it’s still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this white paper to learn about 3D integration and packaging of multiple stacked dies, design challenges, ecosystem requirements, and needed solutions.