EEJournal

industry news archive
Subscribe Now

Real Intent’s New Verix Product Family Delivers First Intent-Driven Multimode RTL Sign-off of SoC Designs

Brings New Levels of Innovation and Productivity to IC Design Teams through Enhanced Speed, Analysis, and Debug
June 15, 2017

SUNNYVALE, CA — June 15, 2017

Real Intent, Inc., a leading provider of SoC and FPGA sign-off verification solutions, today announced its new Verix product family, and the introduction of the first complete multimode clock domain crossing (CDC) sign-off solution for RTL designs.  The new Verix product family initially offers Verix CDC, which provides one-step analysis and debug of all operating modes in an IC, and boosts productivity for … Read More → "Real Intent’s New Verix Product Family Delivers First Intent-Driven Multimode RTL Sign-off of SoC Designs"

Accellera Portable Stimulus Early Adopter Specification Now Available for Public Review

Draft standard to specify verification intent and behaviors reusable across multiple target platforms
June 15, 2017

Elk Grove, Calif., June 15, 2017 — Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that an Early Adopter release of the Portable Stimulus Specification has been made available by the Portable Stimulus Working Group for public review. The specification is immediately available for Read More → "Accellera Portable Stimulus Early Adopter Specification Now Available for Public Review"

Uniquify’s LPDDR4 Super Combo Interface IP in Volume Production at 28nm Low-power Node

IP Guru Will Answer DDR Questions at DAC Booth; Uniquify “Stars of IP” Sponsor
June 15, 2017

SAN JOSE, CALIF. –– June 7, 2017 –– Uniquify, a leading system-on-chip (SoC) fabless manufacturer and DDR memory system intellectual property (IP) provider, today announced that its LPDDR4 Super Combo IP for the 28-nanometer (nm) low-power semiconductor process node is in volume production.

The patented silicon-proven IP breaks the performance barrier by delivering up to 3200 Megabits per second (Mbps) per pin performance for mobile LPDDR4 DRAM. It is the industry’s first IP solution to achieve multi-GHz performance in … Read More → "Uniquify’s LPDDR4 Super Combo Interface IP in Volume Production at 28nm Low-power Node"

Plunify Introduces Software to Minimize, Eliminate Performance Errors in FPGA Designs

First-Tim DAC Exhibitor Will Demonstrate Portfolio of Machine Learning-Based Tools
June 15, 2017

SINGAPORE –– JUNE 6, 2017 –– Plunify®, supplier of field programmable gate array (FPGA) timing and performance software based on machine learning techniques, today introduced Kabuto™ to minimize and eliminate performance errors.

Kabuto joins Plunify’s InTime™ for time closure and performance optimization to solve critical design problems for a variety of markets, including data center, advanced driver assistance systems and high-frequency trading. “Our machine learning features for timing closure and optimizing FPGA designs enables our users to outperform their competitors,” remarks Harnhua … Read More → "Plunify Introduces Software to Minimize, Eliminate Performance Errors in FPGA Designs"

Mentor Verification Is First to Deliver Portable Stimulus Technology Across the Full Enterprise Verification Platform

June 15, 2017

Mentor, a Siemens business, today announced it has expanded its portable test and stimulus technology across its full Enterprise Verification Platform™ to enable users to verify more with the same resources.  Now RTL (register transfer level) design and verification engineers can use the same advanced test techniques across block, subsystem, and SoC (systems on a chip) level testing, and execute these tests on simulation, emulation, and post-silicon testing platforms.  Mentor has taken a leading role in driving the Accellera Portable Stimulus Working Group that has developed the Portable Test and Stimulus standard language for describing portable stimulus tests.

< … Read More → "Mentor Verification Is First to Deliver Portable Stimulus Technology Across the Full Enterprise Verification Platform"

Avnet Boosts Intelligent Lighting Portfolio with MOONS’ Franchise in the Americas

Deal also extends access to MOONS’ diverse line of high-accuracy, power-optimized motors
June 15, 2017

PHOENIX and ITASCA, IL – June 15, 2017 – Avnet, a leading global technology distributor and MOONS’ Industries America, Inc., a leading motor and LED driver manufacturer, today announced the signing of an expanded franchise agreement, extending Avnet’s comprehensive supply chain optimization and technical support for MOONS’ line of motion control and intelligent LED lighting control products from EMEA to the Americas. Effective immediately, Avnet will offer MOONS’ advanced portfolio of LED drivers, motors and linear actuators to customers, across the Americas and EMEA, developing solutions for smart lighting, smart cities, horticulture, industrial machinery, medical devices and power … Read More → "Avnet Boosts Intelligent Lighting Portfolio with MOONS’ Franchise in the Americas"

Microsemi Announces SoftConsole v5.1, the World’s First Freely Available Windows-Hosted Eclipse Integrated Development Environment Supporting RISC-V Open Instruction Set Architecture

IDE Supporting All 32-bit RISC-V Implementations to be Presented at 54th Design Automation Conference in Austin, Texas on June 20
June 15, 2017

ALISO VIEJO, Calif., June 15, 2017 /PRNewswire/ — Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, today announced the release of its SoftConsole version 5.1, the world’s first available Windows-hosted Eclipse integrated development environment (IDE) for designs utilizing RISC-V open instruction set architectures (ISAs) such as RV32I. SoftConsole, Microsemi’s free software development environment enabling rapid production of C and C++ programming language designs for its field programmable gate arrays (FPGAs), will be showcased at the Design Automation Conference (DAC) in a presentation highlighting its open architecture, low power and development capabilities … Read More → "Microsemi Announces SoftConsole v5.1, the World’s First Freely Available Windows-Hosted Eclipse Integrated Development Environment Supporting RISC-V Open Instruction Set Architecture"

Telit and Tele2 Introduce Telit simWISE – a Module-Software Embedded SIM Technology

New module-software embedded SIM technology significantly reduces time to market, complexity, and total cost of ownership
June 14, 2017

London, June 14, 2017 – Telit and Tele2 global enablers of the Internet of Things (IoT), today announced the introduction of Telit simWISE, a first-of-its-kind cellular module-embedded technology. The new technology can act as a replacement or complement for manufacturers of cellular-connected devices using traditional SIM card and tray. Manufacturers of connected products that choose to embed Telit IoT modules with this technology can expect reduced manufacturing costs and improved customer experience across all verticals and markets.

The module-software embedded SIM technology is essential to the mass-rollout of Cellular IoT technology, in particular LPWA offerings such as LTE-M and NB-IoT. … Read More → "Telit and Tele2 Introduce Telit simWISE – a Module-Software Embedded SIM Technology"

Wireless Gecko SoC Portfolio Supports Full Bluetooth 5 Connectivity and Expands Memory Options

New EFR32xG13 SoCs Offer 512 kB Flash and a Higher Performance PHY for Longer Bluetooth Range
June 14, 2017

AUSTIN, Texas – June 14, 2017 – Silicon Labs (NASDAQ: SLAB) expands its Wireless Gecko system-on-chip (SoC) ( http://www.silabs.com/products/wireless/wireless-gecko-iot-connectivity-portfolio) portfolio with new multiband SoCs supporting full Bluetooth® 5 connectivity and more memory options. Silicon Labs’ new EFR32xG13 SoCs offer developers greater flexibility and more capabilities for applications using a single wireless protocol or requiring more memory for multiprotocol solutions, larger customer applications or for storage of over-the-air (OTA) images. The EFR32xG13 devices also offer an advanced on-chip oscillator to reduce bill of materials (BOM) cost, security acceleration, capacitive sensing, low-power sensing and enhanced RF performance.

… Read More → "Wireless Gecko SoC Portfolio Supports Full Bluetooth 5 Connectivity and Expands Memory Options"

featured blogs
Want to Build Your Own AI-Powered Perseverance Mars Rover?
Apr 2, 2026
Build, code, and explore with your own AI-powered Mars rover kit, inspired by NASA's Perseverance mission....
More from Max's Cool Beans...