chalk talk
Subscribe Now

Machine-Learning Optimized Chip Design — Cadence Design Systems

 

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer

Leave a Reply

featured blogs
Jul 17, 2025
Why do the links in Outlook emails always open in the Microsoft Edge web browser, even if you have another browser set as your default?...