feature article
Subscribe Now

Atomthreads RTOS Supports IAR Embedded Workbench STM8 UK, June 2010

Released six weeks ago, Embedded Workbench STM8 provides a commercial-grade suite of development and debug tools which can now be used for the first time to create applications incorporating a real time operating system.

Atomthreads broke new ground in February when it became the first free RTOS available for the new STM8 CPU architecture, and is keeping up the momentum by adding support for other STM8 compiler toolchains. It can now be used by development teams using either the IAR or Cosmic compilers for STM8. The Atomthreads kernel source code has now been proven to be highly compiler-independent, supporting three different compiler vendors: IAR, Cosmic and GCC (the latter being supported on the AVR microcontroller).

Intended for embedded systems developers who require a simple lightweight scheduler to incorporate in their projects, Atomthreads provides real time threading support and standard RTOS features within a few small, highly portable files. Released under the flexible BSD license, Atomthreads provides a free solution suitable for commercial use without royalties or restrictions.

Visit http://atomthreads.com to download the source code for free and obtain further information.

Leave a Reply

Magma’s Talus IC Implementation System Supports TSMC 28-nm Process Technology Through Reference Flow 11.0

SAN JOSE, Calif., June 10, 2010 – Magma® Design Automation Inc. (Nasdaq: LAVA), a provider of chip design software, today announced that Magma’s Talus® and Quartz™ integrated circuit (IC) implementation and physical verification solutions have been included to support the TSMC Reference Flow 11.0. Through TSMC’s Open Innovation Platform (OIP), Magma’s product suite provides users with new 28-nanometer (nm) design methodology features to address the challenges of low power, performance and design for manufacturability (DFM). 

“Magma has worked very closely with TSMC and a number of key customers targeting 28-nm silicon to address the new design challenges presented at that process technology node,” said Premal Buch, general manager of Magma’s Design Implementation Business Unit. “As a result of this collaborative effort, our customers have already begun successfully taping out test chips targeted for TSMC’s 28-nm process. The combination of the Talus and Quartz solutions and TSMC’s Reference Flow 11.0 provides faster timing closure on large, tough designs without sacrificing performance or increasing power consumption.”  

“Our collaboration with Magma and several of our mutual customers has resulted in significant improvements in the manufacturability of nanometer designs,” said S.T. Juang, senior director of design infrastructure marketing at TSMC. “Magma’s Talus and Quartz have been validated for Reference Flow 11.0 to support TSMC’s 28-nm process node, which will benefit our mutual leading-edge customers.”  

28-nm Design Enablement

Magma’s Talus RTL-to-GDSII IC Implementation system supports TSMC 28-nm design rules that have been enhanced in Reference Flow 11.0. Talus’ support of Reference Flow 11.0 takes advantage of new power, performance and DFM features, providing customers with faster overall design closure and better performance and predictability. In addition, Magma’s Quartz DRC and Quartz LVS physical verification tools support sign-off and in-the-loop physical verification. Quartz DRC and Quartz LVS are official components of TSMC’s 65nm Integrated Sign-Off (ISF) Flow and runsets are available from TSMC OnlineSM. 

Improved Performance

At 28 nm and below it becomes increasingly complicated to capture the number of potential variations at all process corners. With Reference Flow 11.0, greater performance is achieved using multiple advanced stage-based on-chip variation (OCV) optimization and analysis tables instead of a single advanced OCV table. This analysis technique is available in Tekton™, Magma’s new standalone static timing analysis tool, and is also supported by Talus Vortex. This technique can reduce OCV timing margins and improve performance by removing some of the pessimism associated with traditional OCV. 

New Low-Power Features

TSMC extends its support for both the Common Power Format (CPF) and Unified Power Format (UPF) in Reference Flow 11.0. Magma fully supports CPF 1.1 and UPF 2.0, providing customers with a standard format for defining power intent for Talus Power Pro, Magma’s low-power optimization technology. Talus Power Pro now supports donut-shaped voltage islands which are a technique for reducing power consumption by varying the voltage in the donut region. Talus Power Pro’s industry-leading multiple voltage domain (MVdd) system and dynamic voltage and frequency scaling (DVFS) low- power technique provide customers with maximum performance per watt. These capabilities, combined with Magma’s Hydra™ hierarchical design planner, allow customers to design very large, low-power systems on chips without sacrificing performance. 

DFM Features for Variation-Aware Design Flow

To address manufacturability and variability issues at 28 nm, Magma fixes lithography hot spots directly in its Talus Vortex place-and-route tool. Utilizing TSMC’s iLPC (Interoperable Lithography Process Check) format, markers indicate litho hot spots in the layout that are fixed within the Talus unified IC design environment, avoiding area and timing penalties while providing design-rule-clean layout. An important new capability in Reference Flow 11.0 is timing-driven pattern-based fill and dummy via insertion during routing. This is a requirement for physical designs at 40 nm and below and is provided by Talus qDRC in conjunction with Talus Vortex. Lastly, to manage stress effects, a new design-for-context feature has been added to the Talus Vortex placer that accounts for the effects of transistor layout within cells and their impact on timing. Talus Vortex places incompatible cells further apart during layout to improve manufacturability. 

Magma Product Support for TSMC Reference Flow 11.0

Reference Flow 11.0 is supported by Magma’s full RTL-to-GDSII suite of tools, which includes:

  • Talus Design – physically aware RTL synthesis
  • Talus Vortex – DFM-aware physical implementation
  • Talus Power Pro – low-power optimization
  • Hydra – hierarchical design planning
  • Talus qDRC – timing-aware metal fill
  • Quartz DRC – sign-off-quality design rule checking
  • Tekton – sign-off-quality static timing analysis

More information on Magma’s Talus, Hydra, Tekton and Quartz and the TSMC Reference Flow 11 will be available in Magma’s booth 602 and the TSMC Open Innovation Forum booth 294 at the 47th Design Automation Conference (DAC) June 14-16 at the Anaheim Convention Center in Anaheim, Calif. For more information on Magma’s activities at DAC, visit www.magma-da.com/DAC2010. 

About Magma

Magma’s electronic design automation (EDA) software provides the “Fastest Path to Silicon”™  and enables the world’s top chip companies to create high-performance integrated circuits (ICs) for cellular telephones, electronic games, WiFi, MP3 players, digital video, networking and other electronic applications. Magma products are used in IC implementation, analog/mixed-signal design, analysis, physical verification, circuit simulation and characterization. The company maintains headquarters in San Jose, Calif., and offices throughout North America, Europe, Japan, Asia and India. Magma’s stock trades on Nasdaq under the ticker symbol LAVA. Follow Magma on Twitter at www.Twitter.com/MagmaEDA and on Facebook at www.Facebook.com/Magma. Visit Magma Design Automation on the Web at www.magma-da.com. 

Leave a Reply

featured blogs
Jul 25, 2025
Manufacturers cover themselves by saying 'Contents may settle' in fine print on the package, to which I reply, 'Pull the other one'”it's got bells on it!'...

featured paper

Agilex™ 3 vs. Certus-N2 Devices: Head-to-Head Benchmarking on 10 OpenCores Designs

Sponsored by Altera

Explore how Agilex™ 3 FPGAs deliver up to 2.4× higher performance and 30% lower power than comparable low-cost FPGAs in embedded applications. This white paper benchmarks real workloads, highlights key architectural advantages, and shows how Agilex 3 enables efficient AI, vision, and control systems with headroom to scale.

Click to read more

featured chalk talk

Improving the Cockpit Computer using Companion Microcontroller
Sponsored by Infineon
Companion microcontrollers are a vital element of today’s complex automotive designs. In this episode of Chalk Talk, Matthew Goodavish from Infineon and Amelia Dalton investigate how the architectural evolution in automotive design has encouraged the need for companion microcontrollers, the role that safety islands play in the development of these systems, and the core system benefits that companion MCUs bring to these kinds of designs.
Jul 10, 2025
24,696 views