feature article
Subscribe Now

Tanner EDA Expands Presence in Southeast Asia

MONROVIA, California – May 19, 2010 – Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal integrated circuits (ICs) has appointed Advinno Technologies Pte. Ltd. of Singapore to provide regional representation in Southeast Asia. Advinno will provide sales and support for all Tanner EDA products in Singapore, Malaysia, Thailand, Vietnam and Indonesia.

The agreement covers sales of Tanner’s full-flow analog IC design suite, HiPer Silicon, as well as related specialty design tools and services. HiPer Silicon gives designers a complete analog design flow, from schematic capture, circuit simulation, and waveform probing to physical layout and verification, which is ideal for analog, mixed-signal, RF, and MEMS IC design. The integrated tool suite shares a common architecture and common user interface that is consistent across all tools, resulting in a comprehensive, unified software solution. Over 5,000 customers worldwide use some or all of the HiPer Silicon suite to maximize design productivity in areas such as Verilog-A simulation, device layout acceleration, interactive auto-routing, foundry-compatible physical verification, and parasitic extraction.

Advinno Technologies is a privately-held design solution company incorporated in Singapore and with offices in China, Malaysia, and Vietnam. The company provides customers with best-in-class solutions such as electronic design automation (EDA), intellectual property (IP), FPGA and ASIC, and embedded as well as design services, training and consultation.

“Our focus is on enabling customers to deliver first-pass design success within the shortest possible time to market by using best-in-class design solutions,” said Terry Teh, president and co-founder of Advinno Technologies. “Tanner EDA has been helping designers reach those same goals for two decades now. We are very pleased to be able to add this top quality line of products to the stable of solutions we can offer our customers.”

“With demand for Tanner EDA product increasing in Southeast Asia, we needed an experienced and well-regarded technology company with regional market knowledge to be the first line of contact for sales and support in the region,” said Robin White, international sales manager for Tanner EDA. “Advinno’s customer relationships and technical depth are second to none. We look forward to their assistance as we provide design solutions to customers throughout Southeast Asia.”

About Tanner EDA

Tanner EDA provides a complete line of software solutions that catalyze innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs). Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

Leave a Reply

featured blogs
Jul 25, 2025
Manufacturers cover themselves by saying 'Contents may settle' in fine print on the package, to which I reply, 'Pull the other one'”it's got bells on it!'...

featured paper

Agilex™ 3 vs. Certus-N2 Devices: Head-to-Head Benchmarking on 10 OpenCores Designs

Sponsored by Altera

Explore how Agilex™ 3 FPGAs deliver up to 2.4× higher performance and 30% lower power than comparable low-cost FPGAs in embedded applications. This white paper benchmarks real workloads, highlights key architectural advantages, and shows how Agilex 3 enables efficient AI, vision, and control systems with headroom to scale.

Click to read more

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
262,849 views