feature article
Subscribe Now

CHALK TALK – FPGA – PCB Co-Design Done The Right Way.

cadence-logo_new.jpg

chalktalk_ondemand_logo.gif

Today’s complex, high-pin-count FPGAs present a special problem for board designers as issues of timing, routability, cost, and signal integrity can defeat old-school “over the wall” design flows.  

In this Chalk Talk, I chat with Hemant Shah of Cadence about about bridging the gap between FPGA design and PCB design. 


We’ll discuss how new technology from Cadence can address these problems, simplifying FPGA-PCB co-design, reducing schedules, and decreasing cost. Also, remember to click the paper clip on the viewer so you can download a wealth of information that supports this webcast including a feature story, press release, product datasheet, whitepaper, a blog, as well as an upcoming live demo and webinar.

__________________________
 

Shah2.MEDIUM_Small_new.jpg

Speaker:  Hemant Shah is the Product Marketing Director for High-Speed Products at Cadence.  He holds a B.S. in Electrical Engineering and a M.S. in Computer Science.


Leave a Reply

featured blogs
Jan 29, 2026
Most of the materials you read and see about gyroscopic precession explain WHAT happens, not WHY it happens....

featured chalk talk

eUSB2 Redriver (Non-Retiming Repeater)
In this episode of Chalk Talk, Dong Nguyen from NXP and Amelia Dalton explore the features of NXP’s PTN3222 eUSB Redriver. They investigate how it overcomes signal integrity challenges and why it’s the ideal solution for ensuring seamless compatibility between your cutting-edge silicon and the world of standard USB 2.0.
Jan 12, 2026
27,432 views