August 26, 2013
100G Ethernet Packet Parsing with Spacetime
by Amelia Dalton
Designing 100G Ethernet is a daunting challenge. Timing, power, latency, and throughput all fight with each other, and it’s easy to fall into a design trap with a solution that doesn’t offer a good compromise. In this episode of Chalk Talk, Amelia Dalton chats with Parsun Raha about the challenges of 100G (and beyond), and how those conflicting design goals can be met by Tabula’s innovative Spacetime architecture.
Click the link below to download a free reference design entitled “100G Ethernet Packet Parser Reference Design”
Related
What do you do when plain-old FPGAs leave too much on the table to handle your next bandwidth challenge efficiently? In this episode of Chalk TalkHD Amelia chats with Christian Plante (Tabula) about Tabula's new ABAX2 devices - based on their innovative Spacetime architecture. ABAX2 is fabricated on the latest Intel 22nm Tri-Gate technology,…
Industrial Ethernet is one of the most important and widespread standards out there, but implementing high-performance ethernet can be tricky. Never fear, in this episode of Chalk TalkHD Amelia chats with Suhel Dhanani (Altera) about the who, what, and how of industrial ethernet design. Click here for more information about designing industrial ethernet with…
In this episode of Chalk TalkHD Amelia chats with Andy Caldwell (Tabula) about putting an end to the oppressive reign of timing closure terror. Tabula’s Spacetime architecture - it turns out - besides giving us crazy performance for our high-bandwidth designs - also makes timing closure drop-dead easy.Click the link below to…
