fish fry
Subscribe Now

Google’s Smartphone Revolution

Inside Project Ara

A coup d’état is imminent. A mobile revolution. With “Modular!” banners held high and money where their mouths are, Google is marching through the streets determined to overthrow the status quo in smartphone technology. This week’s Fish Fry is all about Google’s Project Ara – why it’s cool, why you should care about this modular smartphone technology, and how you can get started designing your OWN modules. My guests are Ara Knaian (NK Labs) and David Rutledge (CTO – Lattice Semiconductor) and we are going to talk about what’s inside the Google Ara phone, the important role of FPGAs, and why Ara lent his name to this super cool new project. Also this week, we take a tour of Xilinx’s Vivado IDE and break the biggest news to hit the EE airwaves. 


 

Listen to this episode

Download this episode (right click and save)

Links for April 25, 2014

News – Cadence to Expand Verification Solution with Acquisition of Jasper Design Automation

News – Altera Changes the Game for Floating Point DSP in FPGAs

News – Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process

More information about Project Ara

EE Journal’s NEW Video Blog – On The Scene: Project Ara

Video featuring Ara Knaian – (Tiny) Reconfigurable Robots at MIT

New Episode of Chalk Talk: Vivado Design Suite – Integrated Design Environment

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Enabling the Evolution of E-mobility for Your Applications
The next generation of electric vehicles, including trucks, buses, construction and recreational vehicles will need connectivity solutions that are modular, scalable, high performance, and can operate in harsh environments. In this episode of Chalk Talk, Amelia Dalton and Daniel Domke from TE Connectivity examine design considerations for next generation e-mobility applications and the benefits that TE Connectivity’s PowerTube HVP-HD Connector Series bring to these designs.
Feb 28, 2024
7,571 views