industry news
Subscribe Now

SiTime Enables 5G Vision of Zero Downtime with 10 Times Higher Reliability

MEMS Clock-System-on-a-Chip Reshapes $1 Billion Silicon Clocks Market

SANTA CLARA, Calif., August 4, 2020 – SiTime Corporation (NASDAQ: SITM), a market leader in MEMS timing, today announced the Cascade™ family of MEMS clock ICs for 5G, wireline telecom and datacenter infrastructure. This clock-system-on-a-chip (ClkSoC™) family, the SiT9514x, consists of clock generators, jitter cleaners, and network synchronizers that deliver multiple clock signals in a system. This clock family uses SiTime’s recently launched third-generation MEMS resonators that deliver higher performance with lower power.

Communications and enterprise electronics have previously used clock ICs with external quartz references to integrate multiple timing functions and to distribute clock signals. SiTime’s new, all-silicon clock architecture provides more integration by integrating a MEMS resonator reference inside the package. More importantly, with SiTime’s proven MEMS technology, the Cascade clock-system-on-a-chip delivers up to 10 times higher reliability and resilience, enabling the 5G vision of zero downtime. Either standalone or together with SiTime’s MEMS TCXOs and OCXOs, the SiT9514x delivers a complete timing solution for applications such as 5G RRUs, small cells, edge computers, switches, and routers.

“SiTime continues to expand our focus on the communications-enterprise market for many reasons. Our MEMS technology is well suited to solve the difficult timing challenges of emerging 5G infrastructure. This represents a large growth opportunity for SiTime that is complemented by production usage for many years,” said Rajesh Vashist, CEO of SiTime. “Today, our Elite Platform™ Super-TCXOs™ and Emerald™ OCXOs have multiple design wins in this market. We are expanding our strong foothold with the introduction of the Cascade family. Not only is this a natural next step for our timing business, but it also brings us closer to the customer as we work together to define their clock tree. In fact, Cascade devices offer a complete clock-system-on-a-chip, which allows our customers to simplify their designs and reduce time to market. As the only provider of MEMS resonators, oscillators, and clock ICs, and delivering system-level benefits to customers, SiTime continues to transform the $8 billion timing market.”

5G is expected to deliver 10 times faster speeds and 10,000 times more data, with 50 times lower latency and zero downtime. To make this vision a reality, 10 to 30 times more devices will be deployed, many of them in uncontrolled environments close to the consumer. Each of these connectivity gains is dependent on the accuracy, resilience and reliability of the timing heartbeat of the system. Silicon MEMS timing technology inherently provides better reliability and resilience which is critical to support the quality of service planned for 5G.

Benefits of SiTime’s Complete Clock-System-on-a-Chip

  • Integrated MEMS resonator eliminates issues with quartz such as capacitive mismatch, activity dips, susceptibility to shock, vibration, and EMI
  • Four independent PLLs, with maximum flexibility to support time synchronization applications where multiple independent clock domains are required
  • Up to 11 outputs with an operating frequency range of 8 kHz to 2.1 GHz, as well as a 1 PPS (pulse per second) output, for maximum frequency agility
  • Programmable PLL loop bandwidth down to 1 milli-Hz for maximum filtering of wander or network noise in IEEE 1588 and synchronous Ethernet
  • Fail-safe operation in case of input clock failures through faster hitless switching between four independent inputs. In such a situation, the device automatically switches to different input clock sources with minimum phase transient at the output, allowing the downstream PLL to remain locked, and the system to continue to operate reliably
  • Excellent PSNR for highest performance in the presence of power supply noise
  • Minimal external filtering circuits for simpler design, space savings, and BOM reduction
  • Rich programmable features and configuration options: (1) Blank ISP (in-system programmable) devices provide maximum flexibility; (2) Pre-programmed devices enable system boot up without software configuration for maximum simplicity
  • EVBs and TimeMaster™ software enable users to map clock configurations and generate the scripts for software integration, which speeds development

Availability

The SiT9514x clock-system-on-a-chip family is sampling now. High volume production quantities will be available in Q4 2020. For more information, see Jitter Cleaners / Networking Synchronizers and Clock Generators.

Cascade SiT9514x images: Cascade Platform image 1; Cascade Platform image 2

About SiTime

SiTime Corporation is a market leader in silicon MEMS timing. Our programmable solutions offer a rich feature set that enables customers to differentiate their products with high performance, small size, low power, and high reliability. With over 1.5 billion devices shipped, SiTime is changing the timing industry.

Leave a Reply

featured blogs
Apr 25, 2024
Cadence's seven -year partnership with'¯ Team4Tech '¯has given our employees unique opportunities to harness the power of technology and engage in a three -month philanthropic project to improve the livelihood of communities in need. In Fall 2023, this partnership allowed C...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
24,145 views