industry news
Subscribe Now

SEGGER and Cadence team up to add native J-Link support for Cadence Tensilica cores

Monheim am Rhein, Germany – October 10th, 2022

SEGGER, a leading supplier of software librariesdevelopment toolsdebug probes and flash programmers, today announced native J-Link debug probe support for select instances of the Cadence Tensilica Processor IP, a portfolio of configurable and extensible controllers and DSPs.

The Cadence Tensilica cores supported in the first implementation phase are the Tensilica Xtensa LX7 CPU, a number of Tensilica HiFi DSPs (HiFi 4, HiFi 3z, HiFi 3, and HiFi 1), and also the Tensilica Fusion F1 DSP. The latest hardware versions of all commercial SEGGER J-Link models (J-Link BASEJ-Link PLUSJ-Link ULTRA+, and J-Link PRO) now support high-speed download and debugging of these cores via JTAG and SWD.

“The SEGGER J-Link is the most widely used line of debug probes in the market,” says Ivo Geilenbruegge, Managing Director of SEGGER. “J-Links have provided solid value to embedded development for over 15 years. Unparalleled performance, an extensive feature set, a multitude of supported CPUs, and compatibility with popular development environments — all this makes J-Link an unbeatable choice. We’re happy to add Cadence Tensilica IP to the list of supported cores.”

“The drive to push intelligence further out to the edge means that more and more MCUs and SoCs contain our Tensilica CPU and DSP IP,” said George Wall, Group Director of Product Marketing for Tensilica Xtensa Processor IP at Cadence. “The new SEGGER implementation enables us to use the J-Link GDB Server as a native J-Link driver in our Tensilica Xplorer Integrated Development Environment (IDE), resulting in a significant performance increase. As a result, customers will be able to debug their firmware running on Tensilica cores more quickly.”

The Cadence Tensilica core support has already been added to the J-Link software pack, which is available for download from the SEGGER website.

For more information on J-Link, please visit:
https://www.segger.com/products/debug-probes/j-link/

About SEGGER
SEGGER Microcontroller GmbH has three decades of experience in Embedded Systems, producing cutting-edge RTOS and Software Libraries, J-Link and J-Trace debug and trace probes, a line of Flasher In-System Programmers and software development tools.

SEGGER’s all-in-one solution emPower OS provides an RTOS plus a complete spectrum of software libraries including communication, security, data compression and storage, user interface software and more. Using emPower OS gives developers a head start, benefiting from decades of experience in the industry.

SEGGER’s professional embedded development software and tools are simple in design, optimized for embedded systems, and support the entire embedded system development process through affordable, high-quality, flexible and easy-to-use tools.

The company was founded by Rolf Segger in 1992, is privately held, and is growing steadily. SEGGER also has a U.S. office in the Boston area and branch operations in Silicon Valley, Shanghai and the UK, plus distributors on most continents, making SEGGER’s full product range available worldwide.

For more information on SEGGER, please visit www.segger.com.

Why SEGGER?
In short, SEGGER has a full set of tools for embedded systems, offers support
through the entire development process, and has decades of experience as the Embedded Experts.

In addition, SEGGER software is not covered by an open-source or required-attribution license and can be integrated in any commercial or proprietary product, without the obligation to disclose the combined source.

Finally, SEGGER offers stability in an often volatile industry, making SEGGER a very reliable partner for long-term relationships.

For additional information please visit: www.segger.com

Leave a Reply

featured blogs
Mar 28, 2024
The difference between Olympic glory and missing out on the podium is often measured in mere fractions of a second, highlighting the pivotal role of timing in sports. But what's the chronometric secret to those photo finishes and record-breaking feats? In this comprehens...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Non-Magnetic Interconnects
Sponsored by Mouser Electronics and Samtec
Magnets and magnetic fields can cause big problems in medical, scientific, industrial, space, and quantum computing applications but using a non-magnetic connector can help solve these issues. In this episode of Chalk Talk, Amelia Dalton and John Riley from Samtec discuss the construction of non-magnetic connectors and how you could use non-magnetic connectors in your next design.
May 3, 2023
37,441 views