industry news
Subscribe Now

Pixus Offers New Series of Single Slot Development OpenVPX Backplanes

Waterloo, Ontario  —  July 30, 2020–  Pixus Technologies, a provider of embedded computing and enclosure solutions, now offers 3U and 6U OpenVPX power and ground backplanes in several configurations.  With the SOSA/HOST efforts and move to optical and RF interfaces over OpenVPX, Pixus has developed multiple styles that allow for versatility in prototyping.

 The 1-slot backplanes come in VITA 65 (VPX only), VITA 66.4 (optical), and VITA 67.3 (RF) formats.  The optical and RF versions feature a cutout for optional insertion of the aperture housing and contacts.  Used in conjunction with Pixus’ multi-slot power and ground backplanes, there is a vast range of configurations available. 

Pixus offers OpenVPX backplanes, chassis platforms, and specialty products.  The company also provides enclosure solutions in MicroTCA, cPCI Serial, AdvancedTCA, as well as instrumentation case formats.  

 About Pixus Technologies

Leveraging over 20 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  ATCA, OpenVPX, MicroTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.   In May 2011, Pixus Technologies became the sole authorized North and South American supplier of the electronic packaging products previously offered by Kaparel Corporation and Rittal.  

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
9,936 views