industry news
Subscribe Now

Nexperia introduces a range of A-selection Zener diodes for precise voltage reference with the industry’s lowest tolerance of ±1%

The comprehensive product range covers every application from 1.8 V to 75 V

Nijmegen, November 17, 2021: Nexperia, the expert in essential semiconductors, today announced the industry’s first range of A-selection Zener diodes. With a tolerance of just ±1%, the BZT52H-A (SOD123F) and BZX384-A (SOD323) series provide a higher precision voltage reference compared to the B (±2%) and C (±5%) variants. Matching the rising demands of mobile, portable/wearable, automotive and industrial applications and meeting the increasing regulatory requirements, the two series are also available as Q-portfolio devices.

“Nexperia’s A-selection Zener diode range covers every application from 1.8 V to 75 V while providing a precise voltage reference with the lowest possible tolerance,” says Paula Stümer, product manager at Nexperia. “By replacing B- or C-selection devices with pad compatible A-selection Zener devices, engineers can go to the limits of the MOSFET, if applied to limit voltage for the gate-source path or drain-gate path, or choose from a wider variety of suitable MOSFETs.”

The A-selection Zener diodes have a nominal working voltage range of 1.8 V to 75 V (E24 range). The devices feature a non-repetitive peak reverse power dissipation of ≤40W, total power dissipation ≤250mW and low differential thermal resistance. The low tolerance provides a higher precision voltage, which is especially important for test & measurement applications and enables engineers to replace more costly voltages reference devices. Instead of protecting the MOSFET directly, a more cost-efficient alternative is to connect a Zener diode in parallel to the drain-gate path. Once the Zener breaks through, the MOSFET switches on to stop the drain-source from going into an avalanche breakdown.

The A-selection Zeners is also available as Q-portfolio devices, meeting the AEC-Q101 and ISO/TS16949 automotive quality standards. The focus of these standards is to meet the Stress Test Qualification and quality management system requirements of automotive OEMs. However, customer demands continue to evolve, and more non-automotive applications require additional quality-related services, such as PPAP (Production Part Approval Process) and extended longevity. Another differentiator between the standard and Q-portfolio devices is the Product Change Notifications (PCN) period, which is extended from 90 days, according to JEDEC requirements, to 180 days. In addition, all parts are supported with a minimum longevity of 10 years and come with a shelf-life of more than two years.

Nexperia continues to invest in technology and in-house manufacturing capacity. The A-selection Zeners are already available as samples and in volume production quantities. For more information on the A-selection Zener diodes, including product specifications and datasheets, please visit: www.nexperia.com/a-selection-zener

About Nexperia

Nexperia is a leading expert in the high-volume production of essential semiconductors, components that are required by every electronic design in the world. The company’s extensive portfolio includes diodes, bipolar transistors, ESD protection devices, MOSFETs, GaN FETs and analog & logic ICs. Headquartered in Nijmegen, the Netherlands, Nexperia annually ships more than 100 billion products, meeting the stringent standards set by the automotive industry. These products are recognized as benchmarks in efficiency – in process, size, power and performance — with industry-leading small packages that save valuable energy and space.

With decades of experience in supplying to the world’s leading companies, Nexperia has over 12,000 employees across Asia, Europe and the US. Nexperia, a subsidiary of Wingtech Technology Co., Ltd. (600745.SS), has an extensive IP portfolio and is certified to IATF 16949, ISO 9001, ISO 14001 and  ISO 45001.

Leave a Reply

featured blogs
Dec 2, 2021
Another six months have passed since we posted our last blog on Layout Verification. We are now happy to introduce some new videos around this topic especially around the next generation parasitic... [[ Click on the title to access the full blog on the Cadence Community site...
Dec 1, 2021
We discuss semiconductor lithography and the importance of women in engineering with Mariya Braylovska, Director of R&D for Custom Design & Manufacturing. The post Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a...
Nov 30, 2021
Have you ever wondered why Bill is a common nickname for William and Dick is a common nickname for Richard?...
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Architecture All Access: Modern FPGA Architecture

Sponsored by Intel

In this 20-minute video, Intel Fellow Prakash Iyer takes you on a journey within the architecture of an FPGA, starting with simple logic gates and then moving up through architecture, design, and applications. Along the way, he answers many questions you might have about FPGAs, even if you’ve worked with FPGAs for years.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

3D-ICs are expected to have a broad impact on networking, graphics, AI/ML, and high-performance computing. While there’s interest in 3D-ICs, it’s still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this white paper to learn about 3D integration and packaging of multiple stacked dies, design challenges, ecosystem requirements, and needed solutions.

Click here to read more

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator