industry news
Subscribe Now

New OpenVPX and SOSA Aligned Chassis from Pixus Comes in a Front-to-Rear Cooled Airflow Configuration

Waterloo, Ontario  —  Mar 23, 2023 –  Pixus Technologies, a provider of embedded computing and enclosure solutions, has a new 4U 19” rackmount chassis with a horizontal loading configuration with a front-to-rear airflow approach.  The enclosure supports 3U, 6U, or a hybrid mix of OpenVPX and SOSA aligned boards.

The 4U tall chassis platform supports up to 6x SOSA™ aligned or OpenVPX 6U boards.  Alternatively, the form factor can be divided into dual segments that can host  up to 12x boards in the 3U OpenVPX size.

Backplanes are available in various sizes and SOSA or VITA profiles with speeds to PCIe Gen4/5, 100GbE, and beyond.  Optical and RF interfaces through the backplane per VITA 66/67 specifications are also standard.  The chassis can accept either a fixed modular PSU or a pluggable version that is compliant to VITA 62.

Pixus offers 1U-4U tall horizontal orientation 19” rackmount systems in industrial-grade designs as well as MIL rugged and semi-rugged options.

 About Pixus Technologies

Leveraging over 20 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  SOSA aligned, OpenVPX, xTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.

Leave a Reply

featured blogs
Jun 1, 2023
In honor of Pride Month, members of our Synopsys PRIDE employee resource group (ERG) share thoughtful lessons on becoming an LGBTQIA+ ally and more. The post Pride Month 2023: Thoughtful Lessons from the Synopsys PRIDE ERG appeared first on New Horizons for Chip Design....
Jun 1, 2023
It's been 40 years since Jim Solomon, Richard Newton and Alberto Sangiovanni-Vincentelli co-founded SDA Systems, a physical IC design tools company that became Cadence. Most want to measure this year as the 35 th birthday of Cadence, marked by the merger of SDA Systems and EC...
May 8, 2023
If you are planning on traveling to Turkey in the not-so-distant future, then I have a favor to ask....

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured contest

Join the AI Generated Open-Source Silicon Design Challenge

Sponsored by Efabless

Get your AI-generated design manufactured ($9,750 value)! Enter the E-fabless open-source silicon design challenge. Use generative AI to create Verilog from natural language prompts, then implement your design using the Efabless chipIgnite platform - including an SoC template (Caravel) providing rapid chip-level integration, and an open-source RTL-to-GDS digital design flow (OpenLane). The winner gets their design manufactured by eFabless. Hurry, though - deadline is June 2!

Click here to enter!

featured chalk talk

How IO-Link® is Enabling Smart Factory Digitization -- Analog Devices and Mouser Electronics
Safety, flexibility and sustainability are cornerstone to today’s smart factories. In this episode of Chalk Talk, Amelia Dalton and Shasta Thomas from Analog Devices discuss how Analog Device’s IO-Link is helping usher in a new era of smart factory automation. They take a closer look at the benefits that IO-Link can bring to an industrial factory environment, the biggest issues facing IO-Link sensor and master designs and how Analog Devices ??can help you with your next industrial design.
Feb 2, 2023
16,132 views