industry news
Subscribe Now

Infineon achieves ISO/SAE 21434 process certification; AURIX™ TC4xx microcontroller family first to be standard-certified

Munich, Germany – 21 November, 2022 – Introduced by the United Nations Economic Commission for Europe (UNECE), the new UN R155 regulation addresses the increasing focus on cybersecurity in connected automobiles. This regulation, which came into effect from July 2022, requires vehicle manufacturers to apply a security-by-design approach to their products and processes. To enable new vehicle sales in markets covered by the R155 regulation, the vehicle manufacturer must own a valid certificate of compliance for the cybersecurity management system (CSMS) applied to each vehicle type. To achieve certification, vehicle OEMs must implement cybersecurity practices across the supply chain to reduce the overall risk of attack throughout the vehicle lifecycle – from initial concept to end-of-life.

To help customers achieve compliance with national and international cybersecurity regulations such as UN R155, Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) is one of the first semiconductor suppliers to achieve certification under ISO/SAE 21434, the new international standard for automotive cybersecurity management systems. The certification for this standard was carried out by TÜV Nord. In addition, Infineon’s upcoming AURIX™ TC4xx microcontroller family features a new and innovative cybersecurity architecture and is expected to achieve product certification under the ISO/SAE 21434 standard.

Infineon’s ISO/SAE 21434-compliant CSMS applies to a wide range of Infineon products supporting automotive cybersecurity, including AURIX™ and PSoC™ microcontrollers, SEMPER™ Secure flash memories, and OPTIGA™ hardware security modules. Following industry best practices, the CSMS covers information technology, manufacturing technology, and selected regional and regulatory environments.

Infineon’s threat monitoring system is able to actively analyze relevant vulnerability disclosures, and potential threats to Infineon security products and systems can be evaluated and mitigated based on an ISO/SAE 21434-compliant product security incident response process. Together, these ISO/SAE 21434-compliant monitoring and incident response capabilities enable Infineon and its customers to work in close cooperation to rapidly identify and mitigate product security risks in compliance with risk management programs and relevant regulations.

More information

More information is available at

Leave a Reply

featured blogs
Nov 28, 2022
Join us for a CadenceTECHTALK (aka webinar) to learn how the upcoming release of Fidelity CFD software significantly extends the capabilities of our pre-processing and unstructured meshing solutions. We'll demonstrate: Better performance for large geometry models Improve...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon