industry news
Subscribe Now

Imec Shows Path to Line Resistance Halving using Semi-Damascene with High-Aspect-Ratio Processing

LEUVEN (Belgium), June 30, 2022— This week, at the 2022 IEEE
International Interconnect Technology Conference (IITC 2022), imec, a
world-leading research and innovation hub in nanoelectronics and digital
technologies, presents options to reduce the metal line resistance at
tight metal pitches, mitigating the resistance/capacitance (RC) increase
of future interconnects using direct metal patterning. For the first
time, high aspect ratio (AR=6) processing of ruthenium (Ru) in a
semi-damascene fashion is experimentally shown to result in about 40%
resistance reduction without sacrificing area. Additional simulations
confirm the benefits at circuit level in combination with airgaps as
dielectrics. A complementary experimental study shows that the
reliability of semi-damascene with airgaps is competitive when compared
to dual-damascene with low-k dielectrics.

After providing the first experimental demonstration of a functional
two-metal-level semi-damascene module at 18nm metal pitch, AR=3, with
fully self-aligned vias at VLSI 2022, imec proposes to extend this
integration scheme to further reduce the line resistance of the Ru
interconnects, while keeping the same footprint. This can be achieved by
high-AR processing of the Ru lines using an advanced subtractive metal
etch process. Zsolt Tokei: “We measured a significant line resistance
reduction of about 40% on Ru lines with AR=6 compared to lines with
conventional AR=3. In addition, we showed the benefits at circuit level
of implementing high-AR semi-damascene lines with airgaps.” In a
benchmark study, imec also demonstrated that the semi-damascene flow
with airgaps is reliable with more than 10 years lifetime.

“With no less than 10 oral presentations at this year’s IITC, addressing
the main challenges in interconnect scaling, imec has a proven path to
push the interconnect roadmap for the coming ten years,” concludes Zsolt
Tokei. “The papers cover advances in semi-damascene integration as a
promising interconnect scheme for future logic nodes, memory
technologies and highlight progress in middle-of-line (MOL)
metallization schemes, dielectrics, alternative metals exploration, and
reliability.”

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
29,992 views