industry news
Subscribe Now

ACM Research Enters Fan-out Panel Level Packaging Market with Introduction of Ultra C vac-p Flux Cleaning Tool for Chiplets

Utilizes vacuum technology and IPA drying to enhance cleaning efficiency enabling cost-effective semiconductor advanced packaging
Fremont, CA., July 29, 2024–ACM Research, Inc. (ACM) (NASDAQ: ACMR), a leading supplier of wafer processing solutions for semiconductor and advanced wafer-level packaging applications, today announced the Ultra C vac-p flux cleaning tool for fan-out panel-level packaging (FOPLP). Utilizing vacuum technology, the new tool efficiently removes flux residues from chiplet structures. ACM also announced today it received a purchase order from a major China semiconductor manufacturer which has been shipped to the customer’s facility in July.
“The demand for greater computing power, lower latency and higher bandwidth driven by AI, data centers and autonomous vehicles makes FOPLP an increasingly essential technology,” said Dr. David Wang, ACM’s President and Chief Executive Officer. “FOPLP integrates multiple chips, passive components and interconnections within a single panel-packaged unit, enhancing flexibility, scalability and cost-efficiency. ACM’s Ultra C vac-p represents a major advancement in addressing the cleaning challenges associated with next-generation advanced packaging technologies. This launch not only underscores ACM’s ongoing innovation in semiconductor manufacturing, but also our commitment to address the evolving needs of the industry.”
According to Yole Group[1], FOPLP adoption will grow faster than the overall fan-out market, and its market share will move from 2% in 2022 to 8% in 2028. The growth of FOPLP is primarily driven by its potential cost savings. For instance, panels typically utilize more than 95% of the material due to their rectangular or square shape, whereas traditional silicon wafers use less than 85% of the material due to their circular shape. The effective area of a 600x600mm panel is also 5.7 times larger than that of a traditional 300mm silicon wafer, enabling overall cost reductions of approximately 66%. This enhanced area utilization leads to higher throughput, greater AI chip design flexibility, and significant cost savings.
The Ultra C vac-p tool addresses critical steps in the advanced packaging process, particularly the removal of flux residue before underfilling, which is essential for eliminating voids. Traditional cleaning methods often fail with small bump pitches (less than 40 microns) and large chip sizes due to surface tension and limited liquid penetration. The vacuum technology in ACM’s new tool ensures the cleaning liquid thoroughly reaches all gaps, even in large panel substrates where traditional methods fall short. Combined with ACM’s proprietary IPA drying technology, this comprehensive cleaning process prevents residues that could impair device performance.
About the Ultra C vac-p Cleaning Tool
The Ultra C vac-p Cleaning tool is designed for panel substrates and accommodates both organic and glass materials. It is capable of handling panels sized 510 mm x 515 mm and 600 mm x 600 mm, while effectively managing cover warpages up to 7mm.

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
44,765 views