industry news
Subscribe Now

Synopsys Redefines Circuit Simulation with Native Environment

MOUNTAIN VIEW, Calif., Feb. 3, 2016 /PRNewswire/ —


  • HSPICE, FineSim and CustomSim 2016.03 release to include native environment for analog verification
  • Eliminates the need for third-party analog design environments
  • Streamlines multi-testbench, multi-corner simulation setup, job monitoring and post simulation analysis
  • Deployed at Samsung Electronics’ System LSI Business for analog verification

Synopsys, Inc. (Nasdaq: SNPS) today announced that its circuit simulators will include a native environment for simulation management and analysis. Available in the 2016.03 release of HSPICE®FineSim® and CustomSim™ simulators, the environment provides a comprehensive solution that improves analog verification productivity. The included solution provides designers with full access to the advanced features available in Synopsys SPICE and FastSPICE simulators and eliminates the need for third-party environments. As an early collaboration customer, Samsung Electronics’ System LSI Business evaluated the new environment with FineSim SPICE and has deployed it to their analog design community.

Advanced-node designs must work across a wide range of voltages, operating conditions and have many modes of operation. To verify circuits under various operating conditions, design teams are running thousands of simulations and need to sort through massive amounts of data. To address this growing complexity, Synopsys has developed a comprehensive GUI-based transistor-level simulation and analysis environment that is deeply integrated with its circuit simulators and eliminates the need for any third-party environment.

Key capabilities of the environment include:

  • Netlist-based flow for direct import of SPICE, Verilog and DSPF
  • Unified setup for corners, sweeps across multiple testbenches and Monte Carlo analysis
  • Advanced job distribution and monitoring for batch mode simulations
  • Integration with Synopsys’ Custom WaveView™ graphical waveform viewer for extensive post-processing of waveforms
  • Automated regression capability with industry-standard TCL scripting language
  • Language-sensitive text editor for netlist-based navigation, cross-probing and syntax checking
  • Advanced visual data navigation and data mining features such as charting, statistical analysis, histograms and scatterplots
  • Detailed report generation, including web-based HTML documentation

“This upgrade to our circuit simulation portfolio provides a self-contained analog verification environment that improves circuit verification productivity and obviates the need for third-party tools,” said Antun Domic, executive vice president and general manager at Synopsys. “Redefining what constitutes circuit simulation adds value to our customers’ investment in our products and validates our commitment to deliver innovative solutions to address their circuit verification needs.”

Synopsys will premiere a one-hour webinar “Improving Analog Verification Productivity Using Synopsys’ Simulation and Analysis Environment (SAE)” onWednesday, February 17, 2016 at 10:00 a.m. PST. This webinar provides an introduction to SAE and its key capabilities for improving productivity and throughput. The webinar will be available for on-demand viewing for the remainder of 2016.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at

Leave a Reply

featured blogs
Nov 24, 2020
In our last Knowledge Booster Blog , we introduced you to some tips and tricks for the optimal use of the Virtuoso ADE Product Suite . W e are now happy to present you with some further news from our... [[ Click on the title to access the full blog on the Cadence Community s...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

AI SoC Chats: Protecting Data with Security IP

Sponsored by Synopsys

Understand the threat profiles and security trends for AI SoC applications, including how laws and regulations are changing to protect the private information and data of users. Secure boot, secure debug, and secure communication for neural network engines is critical. Learn how DesignWare Security IP and Hardware Root of Trust can help designers create a secure enclave on the SoC and update software remotely.

Click here for more information about Security IP

featured paper

Streamlining functional safety certification in automotive and industrial

Sponsored by Texas Instruments

Functional safety design takes rigor, documentation and time to get it right. Whether you’re designing for the factory floor or cars on the highway, this white paper explains how TI is making it easier for you to find and use its integrated circuits (ICs) in your functional safety designs.

Click here to download the whitepaper

Featured Chalk Talk

Next Generation Connectivity and Control Concepts for Industry 4.0

Sponsored by Mouser Electronics and Molex

Industry 4.0 promises major improvements in terms of efficiency, reduced downtime, automation, monitoring, and control. But Industry 4.0 also demands a new look at our interconnect solutions. In this episode of Chalk Talk, Amelia Dalton chats with Mark Schuerman of Molex about Industry 4.0 and how to choose the right connectors for your application.

Click here for more information about Molex Industry 4.0 Solutions