industry news
Subscribe Now

Lattice Announces Improved Synthesis And Power Optimization in CPLD Tools

HILLSBORO, OR — AUGUST 16, 2010 — Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Version 1.4 of its ispLEVER® Classic design tool suite.  The ispLEVER Classic design software has been upgraded with the addition of Synopsys Synplify Pro with the HDL Analyst feature set, and an improved ispMACH® 4000ZE CPLD fitter with improved power optimization. 

Synplify Pro HDL Analyst provides designers a way to rapidly visualize high-level register transfer level (RTL) Verilog or VHDL.  Designers can cross-probe between the graphical diagrams and source code to ensure that the coding style they use is the most efficient for the target CPLD.  Finite State Machines (FSM), for example, are popular functions designed into CPLDs.  FSMs are automatically extracted by HDL Analyst and displayed graphically as a bubble diagram with state transition arrows and a table of state encodings. 

To minimize the dynamic power consumption of ispMACH 4000ZE CPLDs, the Classic 1.4 fitter now automatically enables the device’s Power Guard feature for unused I/O and clock resources to avoid unnecessary internal switching.  The ispLEVER Classic 1.4 software also includes improved features and educational material for the popular ispMACH 4000 CPLD family.  The synthesis interface to the 4000 family has been upgraded with additional optimization control and a means to reference a Synplify Design Constraints (SDC) file for timing objectives.  The ispLEVER Classic software Online Help has been expanded to make designing with Lattice CPLDs even easier and more efficient.  Online Help now includes links to key technical “How To” topics for ispMACH 4000 architectural features and power estimation.  A new “generic” schematic library manual describes logic symbols that are portable across SPLD and CPLD device families.  The Classic 1.4 design software is bundled with the ispVM™ System 17.8 programming environment.

Designers can quickly download, for free, ispLEVER Classic for Windows, as well as the optional Synopsys Synplify Pro logic synthesis and Aldec Active-HDL simulator modules from:

About the ispLEVER Classic Design Tool Suite

ispLEVER Classic is the design environment for Lattice CPLDs and mature programmable products.  It can be used to take a Lattice device completely through the design process, from concept to device JEDEC or bitstream programming file output.  The ispLEVER Classic for Windows tool suite is a free download from the Lattice website at  Lattice customers can access the latest PLDs and FPGAs, including the MachXO™ PLD family, from the Lattice Diamond™ design software.  Schematic/VHDL or Schematic/Verilog HDL Design Entry type projects created by ispLEVER Classic are forward compatible with the Lattice Diamond design software.

Third Party Tool Support

In addition to the tool support for Lattice devices provided by the downloadable versions of Synopsys Synplify Pro for Lattice and Active-HDL Lattice Web Edition, Lattice devices are also supported by the full versions of Synopsys Synplify Pro and Aldec Active-HDL. 

Pricing and Availability

The ispLEVER Classic 1.4 tool suite for Windows is available immediately for free.  Classic 1.4 software is compatible with Windows XP/Vista/7 and operates as a 32-bit application.

About Lattice Semiconductor

Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions.  For more information, visit

Leave a Reply

featured blogs
Dec 8, 2021
It's almost time for the event that Design and Verification engineers have been waiting for - DVCon India. Now in the 6th year, the Design and Verification Conference, or DVCon, is one of the... [[ Click on the title to access the full blog on the Cadence Community site...
Dec 7, 2021
We explain the fundamentals of photonics, challenges in photonics research & design, and photonics applications including communications & photonic computing. The post Harnessing the Power of Light: Photonics in IC Design appeared first on From Silicon To Software....
Dec 6, 2021
The scary thing is that this reminds me of the scurrilous ways in which I've been treated by members of the programming and IT communities over the years....
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Synopsys & Samtec Demo PCIe 6.0 IP, Connector & Cable Systems for AI Hardware Designs

Sponsored by Synopsys

This demo features Synopsys’ DesignWare PHY IP for PCIe 6.0, performing at maximum channel loss, with Samtec's connectors in a configurable, GPU-based AI/ML system.

Click here for more information about DesignWare IP for PCI Express (PCIe) 6.0

featured paper

Using the MAX66242 Mobile Application, the Basics

Sponsored by Analog Devices

This application note describes the basics of the near-field communication (NFC)/radio frequency identification (RFID) MAX66242EVKIT board and gives an application utilizing the NFC capabilities of iOS and Android® based mobile devices to exercise board functionality. It then demonstrates how the application enables use of memory and secure features in the MAX66242. It also shows how to use the MAX66242 with an onboard I2C temperature sensor, demonstrating the device's energy harvesting feature.

Click to read more

featured chalk talk

Single Pair Ethernet

Sponsored by Mouser Electronics and Phoenix Contact

Single-pair Ethernet is revolutionizing industrial system design, with new levels of performance and simplicity. But, before you make the jump, you need to understand the options for cables, connectors, and other infrastructure. In this episode of Chalk Talk, Amelia Dalton chats with Lyndsey Walling of Phoenix Contact about the latest in single-pair Ethernet for industrial applications.

Click here for more information about Phoenix Contact Single Pair Ethernet (SPE) Connectors