industry news
Subscribe Now

Lattice Announces Improved Synthesis And Power Optimization in CPLD Tools

HILLSBORO, OR — AUGUST 16, 2010 — Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Version 1.4 of its ispLEVER® Classic design tool suite.  The ispLEVER Classic design software has been upgraded with the addition of Synopsys Synplify Pro with the HDL Analyst feature set, and an improved ispMACH® 4000ZE CPLD fitter with improved power optimization. 

Synplify Pro HDL Analyst provides designers a way to rapidly visualize high-level register transfer level (RTL) Verilog or VHDL.  Designers can cross-probe between the graphical diagrams and source code to ensure that the coding style they use is the most efficient for the target CPLD.  Finite State Machines (FSM), for example, are popular functions designed into CPLDs.  FSMs are automatically extracted by HDL Analyst and displayed graphically as a bubble diagram with state transition arrows and a table of state encodings. 

To minimize the dynamic power consumption of ispMACH 4000ZE CPLDs, the Classic 1.4 fitter now automatically enables the device’s Power Guard feature for unused I/O and clock resources to avoid unnecessary internal switching.  The ispLEVER Classic 1.4 software also includes improved features and educational material for the popular ispMACH 4000 CPLD family.  The synthesis interface to the 4000 family has been upgraded with additional optimization control and a means to reference a Synplify Design Constraints (SDC) file for timing objectives.  The ispLEVER Classic software Online Help has been expanded to make designing with Lattice CPLDs even easier and more efficient.  Online Help now includes links to key technical “How To” topics for ispMACH 4000 architectural features and power estimation.  A new “generic” schematic library manual describes logic symbols that are portable across SPLD and CPLD device families.  The Classic 1.4 design software is bundled with the ispVM™ System 17.8 programming environment.

Designers can quickly download, for free, ispLEVER Classic for Windows, as well as the optional Synopsys Synplify Pro logic synthesis and Aldec Active-HDL simulator modules from: http://www.latticesemi.com/classic.

About the ispLEVER Classic Design Tool Suite

ispLEVER Classic is the design environment for Lattice CPLDs and mature programmable products.  It can be used to take a Lattice device completely through the design process, from concept to device JEDEC or bitstream programming file output.  The ispLEVER Classic for Windows tool suite is a free download from the Lattice website at http://www.latticesemi.com/classic.  Lattice customers can access the latest PLDs and FPGAs, including the MachXO™ PLD family, from the Lattice Diamond™ design software.  Schematic/VHDL or Schematic/Verilog HDL Design Entry type projects created by ispLEVER Classic are forward compatible with the Lattice Diamond design software.

Third Party Tool Support

In addition to the tool support for Lattice devices provided by the downloadable versions of Synopsys Synplify Pro for Lattice and Active-HDL Lattice Web Edition, Lattice devices are also supported by the full versions of Synopsys Synplify Pro and Aldec Active-HDL. 

Pricing and Availability

The ispLEVER Classic 1.4 tool suite for Windows is available immediately for free.  Classic 1.4 software is compatible with Windows XP/Vista/7 and operates as a 32-bit application.

About Lattice Semiconductor

Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions.  For more information, visit www.latticesemi.com

Leave a Reply

featured blogs
Mar 29, 2024
By Mark Williams, Sr Software Engineering Group Director Translator: Masaru Yasukawa Ć„Ā·Ā®Ć„Ā‹Ā•Ć£Ā‚Ā¢Ć£ĀƒĀ³Ć£ĀƒĀ—Ć£ĀĀÆĆ£Ā1Ć£ĀĀ¤Ć£ĀĀ®Ć„Ā…Ā„Ć„ĀŠĀ›Ć¤ĀæĀ”Ć„ĀĀ·Ć£ĀĀ§Ć£ĀĀÆĆ£ĀĀŖĆ£ĀĀ2Ć£ĀĀ¤Ć£ĀĀ®Ć„Ā…Ā„Ć„ĀŠĀ›Ć¤ĀæĀ”Ć„ĀĀ·Ć©Ā–Ā“Ć£ĀĀ®Ć„Ā·Ā®Ć£ĀĀ«Ć£Ā‚Ā²Ć£Ā‚Ā¤Ć£ĀƒĀ³Ć£Ā‚Ā’Ć©ĀĀ...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
18,898 views